0001
0002
0003
0004
0005
0006
0007
0008 #include <linux/err.h>
0009 #include <linux/firmware/imx/sci.h>
0010 #include <linux/module.h>
0011 #include <linux/of_address.h>
0012 #include <linux/pinctrl/pinctrl.h>
0013 #include <linux/platform_device.h>
0014
0015 #include "../core.h"
0016 #include "pinctrl-imx.h"
0017
0018 enum pad_func_e {
0019 IMX_SC_PAD_FUNC_SET = 15,
0020 IMX_SC_PAD_FUNC_GET = 16,
0021 };
0022
0023 struct imx_sc_msg_req_pad_set {
0024 struct imx_sc_rpc_msg hdr;
0025 u32 val;
0026 u16 pad;
0027 } __packed __aligned(4);
0028
0029 struct imx_sc_msg_req_pad_get {
0030 struct imx_sc_rpc_msg hdr;
0031 u16 pad;
0032 } __packed __aligned(4);
0033
0034 struct imx_sc_msg_resp_pad_get {
0035 struct imx_sc_rpc_msg hdr;
0036 u32 val;
0037 } __packed;
0038
0039 static struct imx_sc_ipc *pinctrl_ipc_handle;
0040
0041 int imx_pinctrl_sc_ipc_init(struct platform_device *pdev)
0042 {
0043 return imx_scu_get_handle(&pinctrl_ipc_handle);
0044 }
0045 EXPORT_SYMBOL_GPL(imx_pinctrl_sc_ipc_init);
0046
0047 int imx_pinconf_get_scu(struct pinctrl_dev *pctldev, unsigned pin_id,
0048 unsigned long *config)
0049 {
0050 struct imx_sc_msg_req_pad_get msg;
0051 struct imx_sc_msg_resp_pad_get *resp;
0052 struct imx_sc_rpc_msg *hdr = &msg.hdr;
0053 int ret;
0054
0055 hdr->ver = IMX_SC_RPC_VERSION;
0056 hdr->svc = IMX_SC_RPC_SVC_PAD;
0057 hdr->func = IMX_SC_PAD_FUNC_GET;
0058 hdr->size = 2;
0059
0060 msg.pad = pin_id;
0061
0062 ret = imx_scu_call_rpc(pinctrl_ipc_handle, &msg, true);
0063 if (ret)
0064 return ret;
0065
0066 resp = (struct imx_sc_msg_resp_pad_get *)&msg;
0067 *config = resp->val;
0068
0069 return 0;
0070 }
0071 EXPORT_SYMBOL_GPL(imx_pinconf_get_scu);
0072
0073 int imx_pinconf_set_scu(struct pinctrl_dev *pctldev, unsigned pin_id,
0074 unsigned long *configs, unsigned num_configs)
0075 {
0076 struct imx_pinctrl *ipctl = pinctrl_dev_get_drvdata(pctldev);
0077 struct imx_sc_msg_req_pad_set msg;
0078 struct imx_sc_rpc_msg *hdr = &msg.hdr;
0079 unsigned int mux = configs[0];
0080 unsigned int conf = configs[1];
0081 unsigned int val;
0082 int ret;
0083
0084
0085
0086
0087 WARN_ON(num_configs != 2);
0088
0089 val = conf | BM_PAD_CTL_IFMUX_ENABLE | BM_PAD_CTL_GP_ENABLE;
0090 val |= mux << BP_PAD_CTL_IFMUX;
0091
0092 hdr->ver = IMX_SC_RPC_VERSION;
0093 hdr->svc = IMX_SC_RPC_SVC_PAD;
0094 hdr->func = IMX_SC_PAD_FUNC_SET;
0095 hdr->size = 3;
0096
0097 msg.pad = pin_id;
0098 msg.val = val;
0099
0100 ret = imx_scu_call_rpc(pinctrl_ipc_handle, &msg, true);
0101
0102 dev_dbg(ipctl->dev, "write: pin_id %u config 0x%x val 0x%x\n",
0103 pin_id, conf, val);
0104
0105 return ret;
0106 }
0107 EXPORT_SYMBOL_GPL(imx_pinconf_set_scu);
0108
0109 void imx_pinctrl_parse_pin_scu(struct imx_pinctrl *ipctl,
0110 unsigned int *pin_id, struct imx_pin *pin,
0111 const __be32 **list_p)
0112 {
0113 const struct imx_pinctrl_soc_info *info = ipctl->info;
0114 struct imx_pin_scu *pin_scu = &pin->conf.scu;
0115 const __be32 *list = *list_p;
0116
0117 pin->pin = be32_to_cpu(*list++);
0118 *pin_id = pin->pin;
0119 pin_scu->mux_mode = be32_to_cpu(*list++);
0120 pin_scu->config = be32_to_cpu(*list++);
0121 *list_p = list;
0122
0123 dev_dbg(ipctl->dev, "%s: 0x%x 0x%08lx", info->pins[pin->pin].name,
0124 pin_scu->mux_mode, pin_scu->config);
0125 }
0126 EXPORT_SYMBOL_GPL(imx_pinctrl_parse_pin_scu);
0127
0128 MODULE_AUTHOR("Dong Aisheng <aisheng.dong@nxp.com>");
0129 MODULE_DESCRIPTION("NXP i.MX SCU common pinctrl driver");
0130 MODULE_LICENSE("GPL v2");