0001
0002
0003
0004
0005
0006 #ifndef QCOM_PHY_QMP_QSERDES_TXRX_V4_20_H_
0007 #define QCOM_PHY_QMP_QSERDES_TXRX_V4_20_H_
0008
0009
0010 #define QSERDES_V4_20_TX_LANE_MODE_1 0x88
0011 #define QSERDES_V4_20_TX_LANE_MODE_2 0x8c
0012 #define QSERDES_V4_20_TX_LANE_MODE_3 0x90
0013 #define QSERDES_V4_20_TX_VMODE_CTRL1 0xc4
0014 #define QSERDES_V4_20_TX_PI_QEC_CTRL 0xe0
0015
0016
0017 #define QSERDES_V4_20_RX_FO_GAIN_RATE2 0x008
0018 #define QSERDES_V4_20_RX_UCDR_PI_CONTROLS 0x058
0019 #define QSERDES_V4_20_RX_AUX_DATA_TCOARSE_TFINE 0x0ac
0020 #define QSERDES_V4_20_RX_DFE_3 0x110
0021 #define QSERDES_V4_20_RX_DFE_DAC_ENABLE1 0x134
0022 #define QSERDES_V4_20_RX_DFE_DAC_ENABLE2 0x138
0023 #define QSERDES_V4_20_RX_VGA_CAL_CNTRL2 0x150
0024 #define QSERDES_V4_20_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1 0x178
0025 #define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B1 0x1c8
0026 #define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B2 0x1cc
0027 #define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B3 0x1d0
0028 #define QSERDES_V4_20_RX_RX_MODE_RATE_0_1_B4 0x1d4
0029 #define QSERDES_V4_20_RX_RX_MODE_RATE2_B0 0x1d8
0030 #define QSERDES_V4_20_RX_RX_MODE_RATE2_B1 0x1dc
0031 #define QSERDES_V4_20_RX_RX_MODE_RATE2_B2 0x1e0
0032 #define QSERDES_V4_20_RX_RX_MODE_RATE2_B3 0x1e4
0033 #define QSERDES_V4_20_RX_RX_MODE_RATE2_B4 0x1e8
0034 #define QSERDES_V4_20_RX_RX_MODE_RATE3_B0 0x1ec
0035 #define QSERDES_V4_20_RX_RX_MODE_RATE3_B1 0x1f0
0036 #define QSERDES_V4_20_RX_RX_MODE_RATE3_B2 0x1f4
0037 #define QSERDES_V4_20_RX_RX_MODE_RATE3_B3 0x1f8
0038 #define QSERDES_V4_20_RX_RX_MODE_RATE3_B4 0x1fc
0039 #define QSERDES_V4_20_RX_PHPRE_CTRL 0x200
0040 #define QSERDES_V4_20_RX_DFE_CTLE_POST_CAL_OFFSET 0x20c
0041 #define QSERDES_V4_20_RX_MARG_COARSE_CTRL2 0x23c
0042
0043 #endif