Back to home page

OSCL-LXR
 
 

     

0001 // SPDX-License-Identifier: GPL-2.0
0002 /* Copyright(c) 2009-2014  Realtek Corporation.*/
0003 
0004 #include "../wifi.h"
0005 #include "../core.h"
0006 #include "../pci.h"
0007 #include "reg.h"
0008 #include "def.h"
0009 #include "phy.h"
0010 #include "../rtl8723com/phy_common.h"
0011 #include "dm.h"
0012 #include "../rtl8723com/dm_common.h"
0013 #include "hw.h"
0014 #include "fw.h"
0015 #include "../rtl8723com/fw_common.h"
0016 #include "trx.h"
0017 #include "led.h"
0018 #include "table.h"
0019 #include "../btcoexist/rtl_btc.h"
0020 
0021 #include <linux/vmalloc.h>
0022 #include <linux/module.h>
0023 
0024 static void rtl8723be_init_aspm_vars(struct ieee80211_hw *hw)
0025 {
0026     struct rtl_priv *rtlpriv = rtl_priv(hw);
0027     struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
0028 
0029     /*close ASPM for AMD defaultly */
0030     rtlpci->const_amdpci_aspm = 0;
0031 
0032     /* ASPM PS mode.
0033      * 0 - Disable ASPM,
0034      * 1 - Enable ASPM without Clock Req,
0035      * 2 - Enable ASPM with Clock Req,
0036      * 3 - Alwyas Enable ASPM with Clock Req,
0037      * 4 - Always Enable ASPM without Clock Req.
0038      * set defult to RTL8192CE:3 RTL8192E:2
0039      */
0040     rtlpci->const_pci_aspm = 3;
0041 
0042     /*Setting for PCI-E device */
0043     rtlpci->const_devicepci_aspm_setting = 0x03;
0044 
0045     /*Setting for PCI-E bridge */
0046     rtlpci->const_hostpci_aspm_setting = 0x02;
0047 
0048     /* In Hw/Sw Radio Off situation.
0049      * 0 - Default,
0050      * 1 - From ASPM setting without low Mac Pwr,
0051      * 2 - From ASPM setting with low Mac Pwr,
0052      * 3 - Bus D3
0053      * set default to RTL8192CE:0 RTL8192SE:2
0054      */
0055     rtlpci->const_hwsw_rfoff_d3 = 0;
0056 
0057     /* This setting works for those device with
0058      * backdoor ASPM setting such as EPHY setting.
0059      * 0 - Not support ASPM,
0060      * 1 - Support ASPM,
0061      * 2 - According to chipset.
0062      */
0063     rtlpci->const_support_pciaspm = rtlpriv->cfg->mod_params->aspm_support;
0064 }
0065 
0066 static int rtl8723be_init_sw_vars(struct ieee80211_hw *hw)
0067 {
0068     int err = 0;
0069     struct rtl_priv *rtlpriv = rtl_priv(hw);
0070     struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
0071     struct rtl_mac *mac = rtl_mac(rtl_priv(hw));
0072     char *fw_name = "rtlwifi/rtl8723befw_36.bin";
0073 
0074     rtl8723be_bt_reg_init(hw);
0075     rtlpriv->btcoexist.btc_ops = rtl_btc_get_ops_pointer();
0076 
0077     rtlpriv->dm.dm_initialgain_enable = true;
0078     rtlpriv->dm.dm_flag = 0;
0079     rtlpriv->dm.disable_framebursting = false;
0080     rtlpriv->dm.thermalvalue = 0;
0081     rtlpci->transmit_config = CFENDFORM | BIT(15) | BIT(24) | BIT(25);
0082 
0083     rtlpriv->phy.lck_inprogress = false;
0084 
0085     mac->ht_enable = true;
0086 
0087     /* compatible 5G band 88ce just 2.4G band & smsp */
0088     rtlpriv->rtlhal.current_bandtype = BAND_ON_2_4G;
0089     rtlpriv->rtlhal.bandset = BAND_ON_2_4G;
0090     rtlpriv->rtlhal.macphymode = SINGLEMAC_SINGLEPHY;
0091 
0092     rtlpci->receive_config = (RCR_APPFCS        |
0093                   RCR_APP_MIC       |
0094                   RCR_APP_ICV       |
0095                   RCR_APP_PHYST_RXFF    |
0096                   RCR_HTC_LOC_CTRL  |
0097                   RCR_AMF       |
0098                   RCR_ACF       |
0099                   RCR_ADF       |
0100                   RCR_AICV      |
0101                   RCR_AB        |
0102                   RCR_AM        |
0103                   RCR_APM       |
0104                   0);
0105 
0106     rtlpci->irq_mask[0] = (u32) (IMR_PSTIMEOUT  |
0107                      IMR_HSISR_IND_ON_INT   |
0108                      IMR_C2HCMD     |
0109                      IMR_HIGHDOK    |
0110                      IMR_MGNTDOK    |
0111                      IMR_BKDOK      |
0112                      IMR_BEDOK      |
0113                      IMR_VIDOK      |
0114                      IMR_VODOK      |
0115                      IMR_RDU        |
0116                      IMR_ROK        |
0117                      0);
0118 
0119     rtlpci->irq_mask[1] = (u32)(IMR_RXFOVW | 0);
0120 
0121     rtlpci->sys_irq_mask = (u32)(HSIMR_PDN_INT_EN   |
0122                      HSIMR_RON_INT_EN   |
0123                      0);
0124 
0125     /* for LPS & IPS */
0126     rtlpriv->psc.inactiveps = rtlpriv->cfg->mod_params->inactiveps;
0127     rtlpriv->psc.swctrl_lps = rtlpriv->cfg->mod_params->swctrl_lps;
0128     rtlpriv->psc.fwctrl_lps = rtlpriv->cfg->mod_params->fwctrl_lps;
0129     rtlpci->msi_support = rtlpriv->cfg->mod_params->msi_support;
0130     if (rtlpriv->cfg->mod_params->disable_watchdog)
0131         pr_info("watchdog disabled\n");
0132     rtlpriv->psc.reg_fwctrl_lps = 2;
0133     rtlpriv->psc.reg_max_lps_awakeintvl = 2;
0134     /* for ASPM, you can close aspm through
0135      * set const_support_pciaspm = 0
0136      */
0137     rtl8723be_init_aspm_vars(hw);
0138 
0139     if (rtlpriv->psc.reg_fwctrl_lps == 1)
0140         rtlpriv->psc.fwctrl_psmode = FW_PS_MIN_MODE;
0141     else if (rtlpriv->psc.reg_fwctrl_lps == 2)
0142         rtlpriv->psc.fwctrl_psmode = FW_PS_MAX_MODE;
0143     else if (rtlpriv->psc.reg_fwctrl_lps == 3)
0144         rtlpriv->psc.fwctrl_psmode = FW_PS_DTIM_MODE;
0145 
0146     /*low power: Disable 32k */
0147     rtlpriv->psc.low_power_enable = false;
0148 
0149     rtlpriv->rtlhal.earlymode_enable = false;
0150 
0151     /* for firmware buf */
0152     rtlpriv->rtlhal.pfirmware = vzalloc(0x8000);
0153     if (!rtlpriv->rtlhal.pfirmware) {
0154         pr_err("Can't alloc buffer for fw.\n");
0155         return 1;
0156     }
0157 
0158     rtlpriv->max_fw_size = 0x8000;
0159     pr_info("Using firmware %s\n", fw_name);
0160     err = request_firmware_nowait(THIS_MODULE, 1, fw_name,
0161                       rtlpriv->io.dev, GFP_KERNEL, hw,
0162                       rtl_fw_cb);
0163     if (err) {
0164         pr_err("Failed to request firmware!\n");
0165         vfree(rtlpriv->rtlhal.pfirmware);
0166         rtlpriv->rtlhal.pfirmware = NULL;
0167         return 1;
0168     }
0169     return 0;
0170 }
0171 
0172 static void rtl8723be_deinit_sw_vars(struct ieee80211_hw *hw)
0173 {
0174     struct rtl_priv *rtlpriv = rtl_priv(hw);
0175 
0176     if (rtlpriv->rtlhal.pfirmware) {
0177         vfree(rtlpriv->rtlhal.pfirmware);
0178         rtlpriv->rtlhal.pfirmware = NULL;
0179     }
0180 }
0181 
0182 /* get bt coexist status */
0183 static bool rtl8723be_get_btc_status(void)
0184 {
0185     return true;
0186 }
0187 
0188 static bool is_fw_header(struct rtlwifi_firmware_header *hdr)
0189 {
0190     return (le16_to_cpu(hdr->signature) & 0xfff0) == 0x5300;
0191 }
0192 
0193 static struct rtl_hal_ops rtl8723be_hal_ops = {
0194     .init_sw_vars = rtl8723be_init_sw_vars,
0195     .deinit_sw_vars = rtl8723be_deinit_sw_vars,
0196     .read_eeprom_info = rtl8723be_read_eeprom_info,
0197     .interrupt_recognized = rtl8723be_interrupt_recognized,
0198     .hw_init = rtl8723be_hw_init,
0199     .hw_disable = rtl8723be_card_disable,
0200     .hw_suspend = rtl8723be_suspend,
0201     .hw_resume = rtl8723be_resume,
0202     .enable_interrupt = rtl8723be_enable_interrupt,
0203     .disable_interrupt = rtl8723be_disable_interrupt,
0204     .set_network_type = rtl8723be_set_network_type,
0205     .set_chk_bssid = rtl8723be_set_check_bssid,
0206     .set_qos = rtl8723be_set_qos,
0207     .set_bcn_reg = rtl8723be_set_beacon_related_registers,
0208     .set_bcn_intv = rtl8723be_set_beacon_interval,
0209     .update_interrupt_mask = rtl8723be_update_interrupt_mask,
0210     .get_hw_reg = rtl8723be_get_hw_reg,
0211     .set_hw_reg = rtl8723be_set_hw_reg,
0212     .update_rate_tbl = rtl8723be_update_hal_rate_tbl,
0213     .fill_tx_desc = rtl8723be_tx_fill_desc,
0214     .fill_tx_cmddesc = rtl8723be_tx_fill_cmddesc,
0215     .query_rx_desc = rtl8723be_rx_query_desc,
0216     .set_channel_access = rtl8723be_update_channel_access_setting,
0217     .radio_onoff_checking = rtl8723be_gpio_radio_on_off_checking,
0218     .set_bw_mode = rtl8723be_phy_set_bw_mode,
0219     .switch_channel = rtl8723be_phy_sw_chnl,
0220     .dm_watchdog = rtl8723be_dm_watchdog,
0221     .scan_operation_backup = rtl8723be_phy_scan_operation_backup,
0222     .set_rf_power_state = rtl8723be_phy_set_rf_power_state,
0223     .led_control = rtl8723be_led_control,
0224     .set_desc = rtl8723be_set_desc,
0225     .get_desc = rtl8723be_get_desc,
0226     .is_tx_desc_closed = rtl8723be_is_tx_desc_closed,
0227     .tx_polling = rtl8723be_tx_polling,
0228     .enable_hw_sec = rtl8723be_enable_hw_security_config,
0229     .set_key = rtl8723be_set_key,
0230     .init_sw_leds = rtl8723be_init_sw_leds,
0231     .get_bbreg = rtl8723_phy_query_bb_reg,
0232     .set_bbreg = rtl8723_phy_set_bb_reg,
0233     .get_rfreg = rtl8723be_phy_query_rf_reg,
0234     .set_rfreg = rtl8723be_phy_set_rf_reg,
0235     .fill_h2c_cmd = rtl8723be_fill_h2c_cmd,
0236     .get_btc_status = rtl8723be_get_btc_status,
0237     .is_fw_header = is_fw_header,
0238 };
0239 
0240 static struct rtl_mod_params rtl8723be_mod_params = {
0241     .sw_crypto = false,
0242     .inactiveps = true,
0243     .swctrl_lps = false,
0244     .fwctrl_lps = true,
0245     .msi_support = false,
0246     .aspm_support = 1,
0247     .disable_watchdog = false,
0248     .debug_level = 0,
0249     .debug_mask = 0,
0250     .ant_sel = 0,
0251 };
0252 
0253 static const struct rtl_hal_cfg rtl8723be_hal_cfg = {
0254     .bar_id = 2,
0255     .write_readback = true,
0256     .name = "rtl8723be_pci",
0257     .alt_fw_name = "rtlwifi/rtl8723befw.bin",
0258     .ops = &rtl8723be_hal_ops,
0259     .mod_params = &rtl8723be_mod_params,
0260     .maps[SYS_ISO_CTRL] = REG_SYS_ISO_CTRL,
0261     .maps[SYS_FUNC_EN] = REG_SYS_FUNC_EN,
0262     .maps[SYS_CLK] = REG_SYS_CLKR,
0263     .maps[MAC_RCR_AM] = AM,
0264     .maps[MAC_RCR_AB] = AB,
0265     .maps[MAC_RCR_ACRC32] = ACRC32,
0266     .maps[MAC_RCR_ACF] = ACF,
0267     .maps[MAC_RCR_AAP] = AAP,
0268     .maps[MAC_HIMR] = REG_HIMR,
0269     .maps[MAC_HIMRE] = REG_HIMRE,
0270     .maps[MAC_HSISR] = REG_HSISR,
0271 
0272     .maps[EFUSE_ACCESS] = REG_EFUSE_ACCESS,
0273 
0274     .maps[EFUSE_TEST] = REG_EFUSE_TEST,
0275     .maps[EFUSE_CTRL] = REG_EFUSE_CTRL,
0276     .maps[EFUSE_CLK] = 0,
0277     .maps[EFUSE_CLK_CTRL] = REG_EFUSE_CTRL,
0278     .maps[EFUSE_PWC_EV12V] = PWC_EV12V,
0279     .maps[EFUSE_FEN_ELDR] = FEN_ELDR,
0280     .maps[EFUSE_LOADER_CLK_EN] = LOADER_CLK_EN,
0281     .maps[EFUSE_ANA8M] = ANA8M,
0282     .maps[EFUSE_HWSET_MAX_SIZE] = HWSET_MAX_SIZE,
0283     .maps[EFUSE_MAX_SECTION_MAP] = EFUSE_MAX_SECTION,
0284     .maps[EFUSE_REAL_CONTENT_SIZE] = EFUSE_REAL_CONTENT_LEN,
0285     .maps[EFUSE_OOB_PROTECT_BYTES_LEN] = EFUSE_OOB_PROTECT_BYTES,
0286 
0287     .maps[RWCAM] = REG_CAMCMD,
0288     .maps[WCAMI] = REG_CAMWRITE,
0289     .maps[RCAMO] = REG_CAMREAD,
0290     .maps[CAMDBG] = REG_CAMDBG,
0291     .maps[SECR] = REG_SECCFG,
0292     .maps[SEC_CAM_NONE] = CAM_NONE,
0293     .maps[SEC_CAM_WEP40] = CAM_WEP40,
0294     .maps[SEC_CAM_TKIP] = CAM_TKIP,
0295     .maps[SEC_CAM_AES] = CAM_AES,
0296     .maps[SEC_CAM_WEP104] = CAM_WEP104,
0297 
0298     .maps[RTL_IMR_BCNDMAINT6] = IMR_BCNDMAINT6,
0299     .maps[RTL_IMR_BCNDMAINT5] = IMR_BCNDMAINT5,
0300     .maps[RTL_IMR_BCNDMAINT4] = IMR_BCNDMAINT4,
0301     .maps[RTL_IMR_BCNDMAINT3] = IMR_BCNDMAINT3,
0302     .maps[RTL_IMR_BCNDMAINT2] = IMR_BCNDMAINT2,
0303     .maps[RTL_IMR_BCNDMAINT1] = IMR_BCNDMAINT1,
0304 /*  .maps[RTL_IMR_BCNDOK8] = IMR_BCNDOK8,     */   /*need check*/
0305     .maps[RTL_IMR_BCNDOK7] = IMR_BCNDOK7,
0306     .maps[RTL_IMR_BCNDOK6] = IMR_BCNDOK6,
0307     .maps[RTL_IMR_BCNDOK5] = IMR_BCNDOK5,
0308     .maps[RTL_IMR_BCNDOK4] = IMR_BCNDOK4,
0309     .maps[RTL_IMR_BCNDOK3] = IMR_BCNDOK3,
0310     .maps[RTL_IMR_BCNDOK2] = IMR_BCNDOK2,
0311     .maps[RTL_IMR_BCNDOK1] = IMR_BCNDOK1,
0312 /*  .maps[RTL_IMR_TIMEOUT2] = IMR_TIMEOUT2,*/
0313 /*  .maps[RTL_IMR_TIMEOUT1] = IMR_TIMEOUT1,*/
0314 
0315     .maps[RTL_IMR_TXFOVW] = IMR_TXFOVW,
0316     .maps[RTL_IMR_PSTIMEOUT] = IMR_PSTIMEOUT,
0317     .maps[RTL_IMR_BCNINT] = IMR_BCNDMAINT0,
0318     .maps[RTL_IMR_RXFOVW] = IMR_RXFOVW,
0319     .maps[RTL_IMR_RDU] = IMR_RDU,
0320     .maps[RTL_IMR_ATIMEND] = IMR_ATIMEND,
0321     .maps[RTL_IMR_BDOK] = IMR_BCNDOK0,
0322     .maps[RTL_IMR_MGNTDOK] = IMR_MGNTDOK,
0323     .maps[RTL_IMR_TBDER] = IMR_TBDER,
0324     .maps[RTL_IMR_HIGHDOK] = IMR_HIGHDOK,
0325     .maps[RTL_IMR_TBDOK] = IMR_TBDOK,
0326     .maps[RTL_IMR_BKDOK] = IMR_BKDOK,
0327     .maps[RTL_IMR_BEDOK] = IMR_BEDOK,
0328     .maps[RTL_IMR_VIDOK] = IMR_VIDOK,
0329     .maps[RTL_IMR_VODOK] = IMR_VODOK,
0330     .maps[RTL_IMR_ROK] = IMR_ROK,
0331     .maps[RTL_IMR_HSISR_IND] = IMR_HSISR_IND_ON_INT,
0332     .maps[RTL_IBSS_INT_MASKS] = (IMR_BCNDMAINT0 | IMR_TBDOK | IMR_TBDER),
0333 
0334     .maps[RTL_RC_CCK_RATE1M] = DESC92C_RATE1M,
0335     .maps[RTL_RC_CCK_RATE2M] = DESC92C_RATE2M,
0336     .maps[RTL_RC_CCK_RATE5_5M] = DESC92C_RATE5_5M,
0337     .maps[RTL_RC_CCK_RATE11M] = DESC92C_RATE11M,
0338     .maps[RTL_RC_OFDM_RATE6M] = DESC92C_RATE6M,
0339     .maps[RTL_RC_OFDM_RATE9M] = DESC92C_RATE9M,
0340     .maps[RTL_RC_OFDM_RATE12M] = DESC92C_RATE12M,
0341     .maps[RTL_RC_OFDM_RATE18M] = DESC92C_RATE18M,
0342     .maps[RTL_RC_OFDM_RATE24M] = DESC92C_RATE24M,
0343     .maps[RTL_RC_OFDM_RATE36M] = DESC92C_RATE36M,
0344     .maps[RTL_RC_OFDM_RATE48M] = DESC92C_RATE48M,
0345     .maps[RTL_RC_OFDM_RATE54M] = DESC92C_RATE54M,
0346 
0347     .maps[RTL_RC_HT_RATEMCS7] = DESC92C_RATEMCS7,
0348     .maps[RTL_RC_HT_RATEMCS15] = DESC92C_RATEMCS15,
0349 };
0350 
0351 static const struct pci_device_id rtl8723be_pci_ids[] = {
0352     {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0xB723, rtl8723be_hal_cfg)},
0353     {},
0354 };
0355 
0356 MODULE_DEVICE_TABLE(pci, rtl8723be_pci_ids);
0357 
0358 MODULE_AUTHOR("PageHe   <page_he@realsil.com.cn>");
0359 MODULE_AUTHOR("Realtek WlanFAE  <wlanfae@realtek.com>");
0360 MODULE_LICENSE("GPL");
0361 MODULE_DESCRIPTION("Realtek 8723BE 802.11n PCI wireless");
0362 MODULE_FIRMWARE("rtlwifi/rtl8723befw.bin");
0363 MODULE_FIRMWARE("rtlwifi/rtl8723befw_36.bin");
0364 
0365 module_param_named(swenc, rtl8723be_mod_params.sw_crypto, bool, 0444);
0366 module_param_named(debug_level, rtl8723be_mod_params.debug_level, int, 0644);
0367 module_param_named(debug_mask, rtl8723be_mod_params.debug_mask, ullong, 0644);
0368 module_param_named(ips, rtl8723be_mod_params.inactiveps, bool, 0444);
0369 module_param_named(swlps, rtl8723be_mod_params.swctrl_lps, bool, 0444);
0370 module_param_named(fwlps, rtl8723be_mod_params.fwctrl_lps, bool, 0444);
0371 module_param_named(msi, rtl8723be_mod_params.msi_support, bool, 0444);
0372 module_param_named(aspm, rtl8723be_mod_params.aspm_support, int, 0444);
0373 module_param_named(disable_watchdog, rtl8723be_mod_params.disable_watchdog,
0374            bool, 0444);
0375 module_param_named(ant_sel, rtl8723be_mod_params.ant_sel, int, 0444);
0376 MODULE_PARM_DESC(swenc, "Set to 1 for software crypto (default 0)\n");
0377 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
0378 MODULE_PARM_DESC(swlps, "Set to 1 to use SW control power save (default 0)\n");
0379 MODULE_PARM_DESC(fwlps, "Set to 1 to use FW control power save (default 1)\n");
0380 MODULE_PARM_DESC(msi, "Set to 1 to use MSI interrupts mode (default 0)\n");
0381 MODULE_PARM_DESC(aspm, "Set to 1 to enable ASPM (default 1)\n");
0382 MODULE_PARM_DESC(debug_level, "Set debug level (0-5) (default 0)");
0383 MODULE_PARM_DESC(debug_mask, "Set debug mask (default 0)");
0384 MODULE_PARM_DESC(disable_watchdog,
0385          "Set to 1 to disable the watchdog (default 0)\n");
0386 MODULE_PARM_DESC(ant_sel, "Set to 1 or 2 to force antenna number (default 0)\n");
0387 
0388 static SIMPLE_DEV_PM_OPS(rtlwifi_pm_ops, rtl_pci_suspend, rtl_pci_resume);
0389 
0390 static struct pci_driver rtl8723be_driver = {
0391     .name = KBUILD_MODNAME,
0392     .id_table = rtl8723be_pci_ids,
0393     .probe = rtl_pci_probe,
0394     .remove = rtl_pci_disconnect,
0395     .driver.pm = &rtlwifi_pm_ops,
0396 };
0397 
0398 module_pci_driver(rtl8723be_driver);
[ Source navigation ] [ Diff markup ] [ Identifier search ] [ general search ]

This page was automatically generated by the 2.1.0 LXR engine.

The LXR team
Valid CSS 2.1! Valid HTML 4.01!