Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /* Copyright(c) 2009-2012  Realtek Corporation.*/
0003 
0004 #ifndef __INC_HAL8192SE_FW_IMG_H
0005 #define __INC_HAL8192SE_FW_IMG_H
0006 
0007 #include <linux/types.h>
0008 
0009 /*Created on  2010/ 4/12,  5:56*/
0010 
0011 #define PHY_REG_2T2RARRAYLENGTH 372
0012 extern u32 rtl8192sephy_reg_2t2rarray[PHY_REG_2T2RARRAYLENGTH];
0013 #define PHY_CHANGETO_1T1RARRAYLENGTH 48
0014 extern u32 rtl8192sephy_changeto_1t1rarray[PHY_CHANGETO_1T1RARRAYLENGTH];
0015 #define PHY_CHANGETO_1T2RARRAYLENGTH 45
0016 extern u32 rtl8192sephy_changeto_1t2rarray[PHY_CHANGETO_1T2RARRAYLENGTH];
0017 #define PHY_REG_ARRAY_PGLENGTH 84
0018 extern u32 rtl8192sephy_reg_array_pg[PHY_REG_ARRAY_PGLENGTH];
0019 #define RADIOA_1T_ARRAYLENGTH 202
0020 extern u32 rtl8192seradioa_1t_array[RADIOA_1T_ARRAYLENGTH];
0021 #define RADIOB_ARRAYLENGTH 22
0022 extern u32 rtl8192seradiob_array[RADIOB_ARRAYLENGTH];
0023 #define RADIOB_GM_ARRAYLENGTH 10
0024 extern u32 rtl8192seradiob_gm_array[RADIOB_GM_ARRAYLENGTH];
0025 #define MAC_2T_ARRAYLENGTH 106
0026 extern u32 rtl8192semac_2t_array[MAC_2T_ARRAYLENGTH];
0027 #define AGCTAB_ARRAYLENGTH 320
0028 extern u32 rtl8192seagctab_array[AGCTAB_ARRAYLENGTH];
0029 
0030 #endif
0031