Back to home page

OSCL-LXR
 
 

     

0001 // SPDX-License-Identifier: GPL-2.0
0002 /* Copyright(c) 2009-2013  Realtek Corporation.*/
0003 
0004 #include "../wifi.h"
0005 #include "../core.h"
0006 #include "../pci.h"
0007 #include "reg.h"
0008 #include "def.h"
0009 #include "phy.h"
0010 #include "dm.h"
0011 #include "hw.h"
0012 #include "trx.h"
0013 #include "led.h"
0014 #include "table.h"
0015 
0016 #include <linux/vmalloc.h>
0017 #include <linux/module.h>
0018 
0019 static void rtl88e_init_aspm_vars(struct ieee80211_hw *hw)
0020 {
0021     struct rtl_priv *rtlpriv = rtl_priv(hw);
0022     struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
0023 
0024     /*close ASPM for AMD defaultly */
0025     rtlpci->const_amdpci_aspm = 0;
0026 
0027     /* ASPM PS mode.
0028      * 0 - Disable ASPM,
0029      * 1 - Enable ASPM without Clock Req,
0030      * 2 - Enable ASPM with Clock Req,
0031      * 3 - Alwyas Enable ASPM with Clock Req,
0032      * 4 - Always Enable ASPM without Clock Req.
0033      * set defult to RTL8192CE:3 RTL8192E:2
0034      */
0035     rtlpci->const_pci_aspm = 3;
0036 
0037     /*Setting for PCI-E device */
0038     rtlpci->const_devicepci_aspm_setting = 0x03;
0039 
0040     /*Setting for PCI-E bridge */
0041     rtlpci->const_hostpci_aspm_setting = 0x02;
0042 
0043     /* In Hw/Sw Radio Off situation.
0044      * 0 - Default,
0045      * 1 - From ASPM setting without low Mac Pwr,
0046      * 2 - From ASPM setting with low Mac Pwr,
0047      * 3 - Bus D3
0048      * set default to RTL8192CE:0 RTL8192SE:2
0049      */
0050     rtlpci->const_hwsw_rfoff_d3 = 0;
0051 
0052     /* This setting works for those device with
0053      * backdoor ASPM setting such as EPHY setting.
0054      * 0 - Not support ASPM,
0055      * 1 - Support ASPM,
0056      * 2 - According to chipset.
0057      */
0058     rtlpci->const_support_pciaspm = rtlpriv->cfg->mod_params->aspm_support;
0059 }
0060 
0061 static int rtl88e_init_sw_vars(struct ieee80211_hw *hw)
0062 {
0063     int err = 0;
0064     struct rtl_priv *rtlpriv = rtl_priv(hw);
0065     struct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));
0066     u8 tid;
0067     char *fw_name;
0068 
0069     rtl8188ee_bt_reg_init(hw);
0070     rtlpriv->dm.dm_initialgain_enable = true;
0071     rtlpriv->dm.dm_flag = 0;
0072     rtlpriv->dm.disable_framebursting = false;
0073     rtlpriv->dm.thermalvalue = 0;
0074     rtlpci->transmit_config = CFENDFORM | BIT(15);
0075 
0076     /* compatible 5G band 88ce just 2.4G band & smsp */
0077     rtlpriv->rtlhal.current_bandtype = BAND_ON_2_4G;
0078     rtlpriv->rtlhal.bandset = BAND_ON_2_4G;
0079     rtlpriv->rtlhal.macphymode = SINGLEMAC_SINGLEPHY;
0080 
0081     rtlpci->receive_config = (RCR_APPFCS |
0082                   RCR_APP_MIC |
0083                   RCR_APP_ICV |
0084                   RCR_APP_PHYST_RXFF |
0085                   RCR_HTC_LOC_CTRL |
0086                   RCR_AMF |
0087                   RCR_ACF |
0088                   RCR_ADF |
0089                   RCR_AICV |
0090                   RCR_ACRC32 |
0091                   RCR_AB |
0092                   RCR_AM |
0093                   RCR_APM |
0094                   0);
0095 
0096     rtlpci->irq_mask[0] =
0097                 (u32)(IMR_PSTIMEOUT |
0098                 IMR_HSISR_IND_ON_INT    |
0099                 IMR_C2HCMD      |
0100                 IMR_HIGHDOK     |
0101                 IMR_MGNTDOK     |
0102                 IMR_BKDOK       |
0103                 IMR_BEDOK       |
0104                 IMR_VIDOK       |
0105                 IMR_VODOK       |
0106                 IMR_RDU         |
0107                 IMR_ROK         |
0108                 0);
0109     rtlpci->irq_mask[1] = (u32) (IMR_RXFOVW | 0);
0110     rtlpci->sys_irq_mask = (u32) (HSIMR_PDN_INT_EN | HSIMR_RON_INT_EN);
0111 
0112     /* for LPS & IPS */
0113     rtlpriv->psc.inactiveps = rtlpriv->cfg->mod_params->inactiveps;
0114     rtlpriv->psc.swctrl_lps = rtlpriv->cfg->mod_params->swctrl_lps;
0115     rtlpriv->psc.fwctrl_lps = rtlpriv->cfg->mod_params->fwctrl_lps;
0116     rtlpci->msi_support = rtlpriv->cfg->mod_params->msi_support;
0117     if (rtlpriv->cfg->mod_params->disable_watchdog)
0118         pr_info("watchdog disabled\n");
0119     if (!rtlpriv->psc.inactiveps)
0120         pr_info("rtl8188ee: Power Save off (module option)\n");
0121     if (!rtlpriv->psc.fwctrl_lps)
0122         pr_info("rtl8188ee: FW Power Save off (module option)\n");
0123     rtlpriv->psc.reg_fwctrl_lps = 3;
0124     rtlpriv->psc.reg_max_lps_awakeintvl = 5;
0125     /* for ASPM, you can close aspm through
0126      * set const_support_pciaspm = 0
0127      */
0128     rtl88e_init_aspm_vars(hw);
0129 
0130     if (rtlpriv->psc.reg_fwctrl_lps == 1)
0131         rtlpriv->psc.fwctrl_psmode = FW_PS_MIN_MODE;
0132     else if (rtlpriv->psc.reg_fwctrl_lps == 2)
0133         rtlpriv->psc.fwctrl_psmode = FW_PS_MAX_MODE;
0134     else if (rtlpriv->psc.reg_fwctrl_lps == 3)
0135         rtlpriv->psc.fwctrl_psmode = FW_PS_DTIM_MODE;
0136 
0137     /* for firmware buf */
0138     rtlpriv->rtlhal.pfirmware = vzalloc(0x8000);
0139     if (!rtlpriv->rtlhal.pfirmware) {
0140         pr_info("Can't alloc buffer for fw.\n");
0141         return 1;
0142     }
0143 
0144     fw_name = "rtlwifi/rtl8188efw.bin";
0145     rtlpriv->max_fw_size = 0x8000;
0146     pr_info("Using firmware %s\n", fw_name);
0147     err = request_firmware_nowait(THIS_MODULE, 1, fw_name,
0148                       rtlpriv->io.dev, GFP_KERNEL, hw,
0149                       rtl_fw_cb);
0150     if (err) {
0151         pr_info("Failed to request firmware!\n");
0152         vfree(rtlpriv->rtlhal.pfirmware);
0153         rtlpriv->rtlhal.pfirmware = NULL;
0154         return 1;
0155     }
0156 
0157     /* for early mode */
0158     rtlpriv->rtlhal.earlymode_enable = false;
0159     rtlpriv->rtlhal.max_earlymode_num = 10;
0160     for (tid = 0; tid < 8; tid++)
0161         skb_queue_head_init(&rtlpriv->mac80211.skb_waitq[tid]);
0162 
0163     /*low power */
0164     rtlpriv->psc.low_power_enable = false;
0165     if (rtlpriv->psc.low_power_enable) {
0166         timer_setup(&rtlpriv->works.fw_clockoff_timer,
0167                 rtl88ee_fw_clk_off_timer_callback, 0);
0168     }
0169 
0170     timer_setup(&rtlpriv->works.fast_antenna_training_timer,
0171             rtl88e_dm_fast_antenna_training_callback, 0);
0172     return err;
0173 }
0174 
0175 static void rtl88e_deinit_sw_vars(struct ieee80211_hw *hw)
0176 {
0177     struct rtl_priv *rtlpriv = rtl_priv(hw);
0178 
0179     if (rtlpriv->rtlhal.pfirmware) {
0180         vfree(rtlpriv->rtlhal.pfirmware);
0181         rtlpriv->rtlhal.pfirmware = NULL;
0182     }
0183 
0184     if (rtlpriv->psc.low_power_enable)
0185         del_timer_sync(&rtlpriv->works.fw_clockoff_timer);
0186 
0187     del_timer_sync(&rtlpriv->works.fast_antenna_training_timer);
0188 }
0189 
0190 /* get bt coexist status */
0191 static bool rtl88e_get_btc_status(void)
0192 {
0193     return false;
0194 }
0195 
0196 static struct rtl_hal_ops rtl8188ee_hal_ops = {
0197     .init_sw_vars = rtl88e_init_sw_vars,
0198     .deinit_sw_vars = rtl88e_deinit_sw_vars,
0199     .read_eeprom_info = rtl88ee_read_eeprom_info,
0200     .interrupt_recognized = rtl88ee_interrupt_recognized,/*need check*/
0201     .hw_init = rtl88ee_hw_init,
0202     .hw_disable = rtl88ee_card_disable,
0203     .hw_suspend = rtl88ee_suspend,
0204     .hw_resume = rtl88ee_resume,
0205     .enable_interrupt = rtl88ee_enable_interrupt,
0206     .disable_interrupt = rtl88ee_disable_interrupt,
0207     .set_network_type = rtl88ee_set_network_type,
0208     .set_chk_bssid = rtl88ee_set_check_bssid,
0209     .set_qos = rtl88ee_set_qos,
0210     .set_bcn_reg = rtl88ee_set_beacon_related_registers,
0211     .set_bcn_intv = rtl88ee_set_beacon_interval,
0212     .update_interrupt_mask = rtl88ee_update_interrupt_mask,
0213     .get_hw_reg = rtl88ee_get_hw_reg,
0214     .set_hw_reg = rtl88ee_set_hw_reg,
0215     .update_rate_tbl = rtl88ee_update_hal_rate_tbl,
0216     .fill_tx_desc = rtl88ee_tx_fill_desc,
0217     .fill_tx_cmddesc = rtl88ee_tx_fill_cmddesc,
0218     .query_rx_desc = rtl88ee_rx_query_desc,
0219     .set_channel_access = rtl88ee_update_channel_access_setting,
0220     .radio_onoff_checking = rtl88ee_gpio_radio_on_off_checking,
0221     .set_bw_mode = rtl88e_phy_set_bw_mode,
0222     .switch_channel = rtl88e_phy_sw_chnl,
0223     .dm_watchdog = rtl88e_dm_watchdog,
0224     .scan_operation_backup = rtl88e_phy_scan_operation_backup,
0225     .set_rf_power_state = rtl88e_phy_set_rf_power_state,
0226     .led_control = rtl88ee_led_control,
0227     .set_desc = rtl88ee_set_desc,
0228     .get_desc = rtl88ee_get_desc,
0229     .is_tx_desc_closed = rtl88ee_is_tx_desc_closed,
0230     .tx_polling = rtl88ee_tx_polling,
0231     .enable_hw_sec = rtl88ee_enable_hw_security_config,
0232     .set_key = rtl88ee_set_key,
0233     .init_sw_leds = rtl88ee_init_sw_leds,
0234     .get_bbreg = rtl88e_phy_query_bb_reg,
0235     .set_bbreg = rtl88e_phy_set_bb_reg,
0236     .get_rfreg = rtl88e_phy_query_rf_reg,
0237     .set_rfreg = rtl88e_phy_set_rf_reg,
0238     .get_btc_status = rtl88e_get_btc_status,
0239 };
0240 
0241 static struct rtl_mod_params rtl88ee_mod_params = {
0242     .sw_crypto = false,
0243     .inactiveps = true,
0244     .swctrl_lps = false,
0245     .fwctrl_lps = false,
0246     .msi_support = true,
0247     .aspm_support = 1,
0248     .debug_level = 0,
0249     .debug_mask = 0,
0250 };
0251 
0252 static const struct rtl_hal_cfg rtl88ee_hal_cfg = {
0253     .bar_id = 2,
0254     .write_readback = true,
0255     .name = "rtl88e_pci",
0256     .ops = &rtl8188ee_hal_ops,
0257     .mod_params = &rtl88ee_mod_params,
0258 
0259     .maps[SYS_ISO_CTRL] = REG_SYS_ISO_CTRL,
0260     .maps[SYS_FUNC_EN] = REG_SYS_FUNC_EN,
0261     .maps[SYS_CLK] = REG_SYS_CLKR,
0262     .maps[MAC_RCR_AM] = AM,
0263     .maps[MAC_RCR_AB] = AB,
0264     .maps[MAC_RCR_ACRC32] = ACRC32,
0265     .maps[MAC_RCR_ACF] = ACF,
0266     .maps[MAC_RCR_AAP] = AAP,
0267     .maps[MAC_HIMR] = REG_HIMR,
0268     .maps[MAC_HIMRE] = REG_HIMRE,
0269     .maps[MAC_HSISR] = REG_HSISR,
0270 
0271     .maps[EFUSE_ACCESS] = REG_EFUSE_ACCESS,
0272 
0273     .maps[EFUSE_TEST] = REG_EFUSE_TEST,
0274     .maps[EFUSE_CTRL] = REG_EFUSE_CTRL,
0275     .maps[EFUSE_CLK] = 0,
0276     .maps[EFUSE_CLK_CTRL] = REG_EFUSE_CTRL,
0277     .maps[EFUSE_PWC_EV12V] = PWC_EV12V,
0278     .maps[EFUSE_FEN_ELDR] = FEN_ELDR,
0279     .maps[EFUSE_LOADER_CLK_EN] = LOADER_CLK_EN,
0280     .maps[EFUSE_ANA8M] = ANA8M,
0281     .maps[EFUSE_HWSET_MAX_SIZE] = HWSET_MAX_SIZE,
0282     .maps[EFUSE_MAX_SECTION_MAP] = EFUSE_MAX_SECTION,
0283     .maps[EFUSE_REAL_CONTENT_SIZE] = EFUSE_REAL_CONTENT_LEN,
0284     .maps[EFUSE_OOB_PROTECT_BYTES_LEN] = EFUSE_OOB_PROTECT_BYTES,
0285 
0286     .maps[RWCAM] = REG_CAMCMD,
0287     .maps[WCAMI] = REG_CAMWRITE,
0288     .maps[RCAMO] = REG_CAMREAD,
0289     .maps[CAMDBG] = REG_CAMDBG,
0290     .maps[SECR] = REG_SECCFG,
0291     .maps[SEC_CAM_NONE] = CAM_NONE,
0292     .maps[SEC_CAM_WEP40] = CAM_WEP40,
0293     .maps[SEC_CAM_TKIP] = CAM_TKIP,
0294     .maps[SEC_CAM_AES] = CAM_AES,
0295     .maps[SEC_CAM_WEP104] = CAM_WEP104,
0296 
0297     .maps[RTL_IMR_BCNDMAINT6] = IMR_BCNDMAINT6,
0298     .maps[RTL_IMR_BCNDMAINT5] = IMR_BCNDMAINT5,
0299     .maps[RTL_IMR_BCNDMAINT4] = IMR_BCNDMAINT4,
0300     .maps[RTL_IMR_BCNDMAINT3] = IMR_BCNDMAINT3,
0301     .maps[RTL_IMR_BCNDMAINT2] = IMR_BCNDMAINT2,
0302     .maps[RTL_IMR_BCNDMAINT1] = IMR_BCNDMAINT1,
0303 /*  .maps[RTL_IMR_BCNDOK8] = IMR_BCNDOK8,     */   /*need check*/
0304     .maps[RTL_IMR_BCNDOK7] = IMR_BCNDOK7,
0305     .maps[RTL_IMR_BCNDOK6] = IMR_BCNDOK6,
0306     .maps[RTL_IMR_BCNDOK5] = IMR_BCNDOK5,
0307     .maps[RTL_IMR_BCNDOK4] = IMR_BCNDOK4,
0308     .maps[RTL_IMR_BCNDOK3] = IMR_BCNDOK3,
0309     .maps[RTL_IMR_BCNDOK2] = IMR_BCNDOK2,
0310     .maps[RTL_IMR_BCNDOK1] = IMR_BCNDOK1,
0311 /*  .maps[RTL_IMR_TIMEOUT2] = IMR_TIMEOUT2,*/
0312 /*  .maps[RTL_IMR_TIMEOUT1] = IMR_TIMEOUT1,*/
0313 
0314     .maps[RTL_IMR_TXFOVW] = IMR_TXFOVW,
0315     .maps[RTL_IMR_PSTIMEOUT] = IMR_PSTIMEOUT,
0316     .maps[RTL_IMR_BCNINT] = IMR_BCNDMAINT0,
0317     .maps[RTL_IMR_RXFOVW] = IMR_RXFOVW,
0318     .maps[RTL_IMR_RDU] = IMR_RDU,
0319     .maps[RTL_IMR_ATIMEND] = IMR_ATIMEND,
0320     .maps[RTL_IMR_BDOK] = IMR_BCNDOK0,
0321     .maps[RTL_IMR_MGNTDOK] = IMR_MGNTDOK,
0322     .maps[RTL_IMR_TBDER] = IMR_TBDER,
0323     .maps[RTL_IMR_HIGHDOK] = IMR_HIGHDOK,
0324     .maps[RTL_IMR_TBDOK] = IMR_TBDOK,
0325     .maps[RTL_IMR_BKDOK] = IMR_BKDOK,
0326     .maps[RTL_IMR_BEDOK] = IMR_BEDOK,
0327     .maps[RTL_IMR_VIDOK] = IMR_VIDOK,
0328     .maps[RTL_IMR_VODOK] = IMR_VODOK,
0329     .maps[RTL_IMR_ROK] = IMR_ROK,
0330     .maps[RTL_IMR_HSISR_IND] = IMR_HSISR_IND_ON_INT,
0331     .maps[RTL_IBSS_INT_MASKS] = (IMR_BCNDMAINT0 | IMR_TBDOK | IMR_TBDER),
0332 
0333     .maps[RTL_RC_CCK_RATE1M] = DESC92C_RATE1M,
0334     .maps[RTL_RC_CCK_RATE2M] = DESC92C_RATE2M,
0335     .maps[RTL_RC_CCK_RATE5_5M] = DESC92C_RATE5_5M,
0336     .maps[RTL_RC_CCK_RATE11M] = DESC92C_RATE11M,
0337     .maps[RTL_RC_OFDM_RATE6M] = DESC92C_RATE6M,
0338     .maps[RTL_RC_OFDM_RATE9M] = DESC92C_RATE9M,
0339     .maps[RTL_RC_OFDM_RATE12M] = DESC92C_RATE12M,
0340     .maps[RTL_RC_OFDM_RATE18M] = DESC92C_RATE18M,
0341     .maps[RTL_RC_OFDM_RATE24M] = DESC92C_RATE24M,
0342     .maps[RTL_RC_OFDM_RATE36M] = DESC92C_RATE36M,
0343     .maps[RTL_RC_OFDM_RATE48M] = DESC92C_RATE48M,
0344     .maps[RTL_RC_OFDM_RATE54M] = DESC92C_RATE54M,
0345 
0346     .maps[RTL_RC_HT_RATEMCS7] = DESC92C_RATEMCS7,
0347     .maps[RTL_RC_HT_RATEMCS15] = DESC92C_RATEMCS15,
0348 };
0349 
0350 static const struct pci_device_id rtl88ee_pci_ids[] = {
0351     {RTL_PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8179, rtl88ee_hal_cfg)},
0352     {},
0353 };
0354 
0355 MODULE_DEVICE_TABLE(pci, rtl88ee_pci_ids);
0356 
0357 MODULE_AUTHOR("zhiyuan_yang <zhiyuan_yang@realsil.com.cn>");
0358 MODULE_AUTHOR("Realtek WlanFAE  <wlanfae@realtek.com>");
0359 MODULE_AUTHOR("Larry Finger <Larry.Finger@lwfinger.net>");
0360 MODULE_LICENSE("GPL");
0361 MODULE_DESCRIPTION("Realtek 8188E 802.11n PCI wireless");
0362 MODULE_FIRMWARE("rtlwifi/rtl8188efw.bin");
0363 
0364 module_param_named(swenc, rtl88ee_mod_params.sw_crypto, bool, 0444);
0365 module_param_named(debug_level, rtl88ee_mod_params.debug_level, int, 0644);
0366 module_param_named(debug_mask, rtl88ee_mod_params.debug_mask, ullong, 0644);
0367 module_param_named(ips, rtl88ee_mod_params.inactiveps, bool, 0444);
0368 module_param_named(swlps, rtl88ee_mod_params.swctrl_lps, bool, 0444);
0369 module_param_named(fwlps, rtl88ee_mod_params.fwctrl_lps, bool, 0444);
0370 module_param_named(msi, rtl88ee_mod_params.msi_support, bool, 0444);
0371 module_param_named(aspm, rtl88ee_mod_params.aspm_support, int, 0444);
0372 module_param_named(disable_watchdog, rtl88ee_mod_params.disable_watchdog,
0373            bool, 0444);
0374 MODULE_PARM_DESC(swenc, "Set to 1 for software crypto (default 0)\n");
0375 MODULE_PARM_DESC(ips, "Set to 0 to not use link power save (default 1)\n");
0376 MODULE_PARM_DESC(swlps, "Set to 1 to use SW control power save (default 0)\n");
0377 MODULE_PARM_DESC(fwlps, "Set to 1 to use FW control power save (default 1)\n");
0378 MODULE_PARM_DESC(msi, "Set to 1 to use MSI interrupts mode (default 1)\n");
0379 MODULE_PARM_DESC(aspm, "Set to 1 to enable ASPM (default 1)\n");
0380 MODULE_PARM_DESC(debug_level, "Set debug level (0-5) (default 0)");
0381 MODULE_PARM_DESC(debug_mask, "Set debug mask (default 0)");
0382 MODULE_PARM_DESC(disable_watchdog, "Set to 1 to disable the watchdog (default 0)\n");
0383 
0384 static SIMPLE_DEV_PM_OPS(rtlwifi_pm_ops, rtl_pci_suspend, rtl_pci_resume);
0385 
0386 static struct pci_driver rtl88ee_driver = {
0387     .name = KBUILD_MODNAME,
0388     .id_table = rtl88ee_pci_ids,
0389     .probe = rtl_pci_probe,
0390     .remove = rtl_pci_disconnect,
0391     .driver.pm = &rtlwifi_pm_ops,
0392 };
0393 
0394 module_pci_driver(rtl88ee_driver);
[ Source navigation ] [ Diff markup ] [ Identifier search ] [ general search ]

This page was automatically generated by the 2.1.0 LXR engine.

The LXR team
Valid CSS 2.1! Valid HTML 4.01!