0001
0002
0003
0004
0005
0006
0007 #ifndef __STMMAC_DWXLGMAC2_H__
0008 #define __STMMAC_DWXLGMAC2_H__
0009
0010
0011 #define XLGMAC_CONFIG_SS GENMASK(30, 28)
0012 #define XLGMAC_CONFIG_SS_SHIFT 28
0013 #define XLGMAC_CONFIG_SS_40G (0x0 << XLGMAC_CONFIG_SS_SHIFT)
0014 #define XLGMAC_CONFIG_SS_25G (0x1 << XLGMAC_CONFIG_SS_SHIFT)
0015 #define XLGMAC_CONFIG_SS_50G (0x2 << XLGMAC_CONFIG_SS_SHIFT)
0016 #define XLGMAC_CONFIG_SS_100G (0x3 << XLGMAC_CONFIG_SS_SHIFT)
0017 #define XLGMAC_CONFIG_SS_10G (0x4 << XLGMAC_CONFIG_SS_SHIFT)
0018 #define XLGMAC_CONFIG_SS_2500 (0x6 << XLGMAC_CONFIG_SS_SHIFT)
0019 #define XLGMAC_CONFIG_SS_1000 (0x7 << XLGMAC_CONFIG_SS_SHIFT)
0020 #define XLGMAC_RXQ_ENABLE_CTRL0 0x00000140
0021
0022 #endif