intel/igb/e1000_regs.h

0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /* Copyright(c) 2007 - 2018 Intel Corporation. */
0003
0004 #ifndef _E1000_REGS_H_
0005 #define _E1000_REGS_H_
0006
0007 #define E1000_CTRL     0x00000  /* Device Control - RW */
0008 #define E1000_STATUS   0x00008  /* Device Status - RO */
0009 #define E1000_EECD     0x00010  /* EEPROM/Flash Control - RW */
0010 #define E1000_EERD     0x00014  /* EEPROM Read - RW */
0011 #define E1000_CTRL_EXT 0x00018  /* Extended Device Control - RW */
0012 #define E1000_MDIC     0x00020  /* MDI Control - RW */
0013 #define E1000_MDICNFG  0x00E04  /* MDI Config - RW */
0014 #define E1000_SCTL     0x00024  /* SerDes Control - RW */
0015 #define E1000_FCAL     0x00028  /* Flow Control Address Low - RW */
0016 #define E1000_FCAH     0x0002C  /* Flow Control Address High -RW */
0017 #define E1000_FCT      0x00030  /* Flow Control Type - RW */
0018 #define E1000_CONNSW   0x00034  /* Copper/Fiber switch control - RW */
0019 #define E1000_VET      0x00038  /* VLAN Ether Type - RW */
0020 #define E1000_TSSDP    0x0003C  /* Time Sync SDP Configuration Register - RW */
0021 #define E1000_ICR      0x000C0  /* Interrupt Cause Read - R/clr */
0022 #define E1000_ITR      0x000C4  /* Interrupt Throttling Rate - RW */
0023 #define E1000_ICS      0x000C8  /* Interrupt Cause Set - WO */
0024 #define E1000_IMS      0x000D0  /* Interrupt Mask Set - RW */
0025 #define E1000_IMC      0x000D8  /* Interrupt Mask Clear - WO */
0026 #define E1000_IAM      0x000E0  /* Interrupt Acknowledge Auto Mask */
0027 #define E1000_RCTL     0x00100  /* RX Control - RW */
0028 #define E1000_FCTTV    0x00170  /* Flow Control Transmit Timer Value - RW */
0029 #define E1000_TXCW     0x00178  /* TX Configuration Word - RW */
0030 #define E1000_EICR     0x01580  /* Ext. Interrupt Cause Read - R/clr */
0031 #define E1000_EITR(_n) (0x01680 + (0x4 * (_n)))
0032 #define E1000_EICS     0x01520  /* Ext. Interrupt Cause Set - W0 */
0033 #define E1000_EIMS     0x01524  /* Ext. Interrupt Mask Set/Read - RW */
0034 #define E1000_EIMC     0x01528  /* Ext. Interrupt Mask Clear - WO */
0035 #define E1000_EIAC     0x0152C  /* Ext. Interrupt Auto Clear - RW */
0036 #define E1000_EIAM     0x01530  /* Ext. Interrupt Ack Auto Clear Mask - RW */
0037 #define E1000_GPIE     0x01514  /* General Purpose Interrupt Enable - RW */
0038 #define E1000_IVAR0    0x01700  /* Interrupt Vector Allocation (array) - RW */
0039 #define E1000_IVAR_MISC 0x01740 /* IVAR for "other" causes - RW */
0040 #define E1000_TCTL     0x00400  /* TX Control - RW */
0041 #define E1000_TCTL_EXT 0x00404  /* Extended TX Control - RW */
0042 #define E1000_TIPG     0x00410  /* TX Inter-packet gap -RW */
0043 #define E1000_AIT      0x00458  /* Adaptive Interframe Spacing Throttle - RW */
0044 #define E1000_LEDCTL   0x00E00  /* LED Control - RW */
0045 #define E1000_LEDMUX   0x08130  /* LED MUX Control */
0046 #define E1000_PBA      0x01000  /* Packet Buffer Allocation - RW */
0047 #define E1000_PBS      0x01008  /* Packet Buffer Size */
0048 #define E1000_EEMNGCTL 0x01010  /* MNG EEprom Control */
0049 #define E1000_EEMNGCTL_I210 0x12030  /* MNG EEprom Control */
0050 #define E1000_EEARBC_I210 0x12024  /* EEPROM Auto Read Bus Control */
0051 #define E1000_EEWR     0x0102C  /* EEPROM Write Register - RW */
0052 #define E1000_I2CCMD   0x01028  /* SFPI2C Command Register - RW */
0053 #define E1000_FRTIMER  0x01048  /* Free Running Timer - RW */
0054 #define E1000_TCPTIMER 0x0104C  /* TCP Timer - RW */
0055 #define E1000_FCRTL    0x02160  /* Flow Control Receive Threshold Low - RW */
0056 #define E1000_FCRTH    0x02168  /* Flow Control Receive Threshold High - RW */
0057 #define E1000_FCRTV    0x02460  /* Flow Control Refresh Timer Value - RW */
0058 #define E1000_I2CPARAMS        0x0102C /* SFPI2C Parameters Register - RW */
0059 #define E1000_I2CBB_EN      0x00000100  /* I2C - Bit Bang Enable */
0060 #define E1000_I2C_CLK_OUT   0x00000200  /* I2C- Clock */
0061 #define E1000_I2C_DATA_OUT  0x00000400  /* I2C- Data Out */
0062 #define E1000_I2C_DATA_OE_N 0x00000800  /* I2C- Data Output Enable */
0063 #define E1000_I2C_DATA_IN   0x00001000  /* I2C- Data In */
0064 #define E1000_I2C_CLK_OE_N  0x00002000  /* I2C- Clock Output Enable */
0065 #define E1000_I2C_CLK_IN    0x00004000  /* I2C- Clock In */
0066 #define E1000_MPHY_ADDR_CTRL    0x0024 /* GbE MPHY Address Control */
0067 #define E1000_MPHY_DATA     0x0E10 /* GBE MPHY Data */
0068 #define E1000_MPHY_STAT     0x0E0C /* GBE MPHY Statistics */
0069
0070 /* IEEE 1588 TIMESYNCH */
0071 #define E1000_TSYNCRXCTL 0x0B620 /* Rx Time Sync Control register - RW */
0072 #define E1000_TSYNCTXCTL 0x0B614 /* Tx Time Sync Control register - RW */
0073 #define E1000_TSYNCRXCFG 0x05F50 /* Time Sync Rx Configuration - RW */
0074 #define E1000_RXSTMPL    0x0B624 /* Rx timestamp Low - RO */
0075 #define E1000_RXSTMPH    0x0B628 /* Rx timestamp High - RO */
0076 #define E1000_RXSATRL    0x0B62C /* Rx timestamp attribute low - RO */
0077 #define E1000_RXSATRH    0x0B630 /* Rx timestamp attribute high - RO */
0078 #define E1000_TXSTMPL    0x0B618 /* Tx timestamp value Low - RO */
0079 #define E1000_TXSTMPH    0x0B61C /* Tx timestamp value High - RO */
0080 #define E1000_SYSTIML    0x0B600 /* System time register Low - RO */
0081 #define E1000_SYSTIMH    0x0B604 /* System time register High - RO */
0082 #define E1000_TIMINCA    0x0B608 /* Increment attributes register - RW */
0083 #define E1000_TSAUXC     0x0B640 /* Timesync Auxiliary Control register */
0084 #define E1000_TRGTTIML0  0x0B644 /* Target Time Register 0 Low  - RW */
0085 #define E1000_TRGTTIMH0  0x0B648 /* Target Time Register 0 High - RW */
0086 #define E1000_TRGTTIML1  0x0B64C /* Target Time Register 1 Low  - RW */
0087 #define E1000_TRGTTIMH1  0x0B650 /* Target Time Register 1 High - RW */
0088 #define E1000_FREQOUT0   0x0B654 /* Frequency Out 0 Control Register - RW */
0089 #define E1000_FREQOUT1   0x0B658 /* Frequency Out 1 Control Register - RW */
0090 #define E1000_AUXSTMPL0  0x0B65C /* Auxiliary Time Stamp 0 Register Low  - RO */
0091 #define E1000_AUXSTMPH0  0x0B660 /* Auxiliary Time Stamp 0 Register High - RO */
0092 #define E1000_AUXSTMPL1  0x0B664 /* Auxiliary Time Stamp 1 Register Low  - RO */
0093 #define E1000_AUXSTMPH1  0x0B668 /* Auxiliary Time Stamp 1 Register High - RO */
0094 #define E1000_SYSTIMR    0x0B6F8 /* System time register Residue */
0095 #define E1000_TSICR      0x0B66C /* Interrupt Cause Register */
0096 #define E1000_TSIM       0x0B674 /* Interrupt Mask Register */
0097
0098 /* Filtering Registers */
0099 #define E1000_SAQF(_n) (0x5980 + 4 * (_n))
0100 #define E1000_DAQF(_n) (0x59A0 + 4 * (_n))
0101 #define E1000_SPQF(_n) (0x59C0 + 4 * (_n))
0102 #define E1000_FTQF(_n) (0x59E0 + 4 * (_n))
0103 #define E1000_SAQF0 E1000_SAQF(0)
0104 #define E1000_DAQF0 E1000_DAQF(0)
0105 #define E1000_SPQF0 E1000_SPQF(0)
0106 #define E1000_FTQF0 E1000_FTQF(0)
0107 #define E1000_SYNQF(_n) (0x055FC + (4 * (_n))) /* SYN Packet Queue Fltr */
0108 #define E1000_ETQF(_n)  (0x05CB0 + (4 * (_n))) /* EType Queue Fltr */
0109
0110 #define E1000_RQDPC(_n) (0x0C030 + ((_n) * 0x40))
0111
0112 /* DMA Coalescing registers */
0113 #define E1000_DMACR 0x02508 /* Control Register */
0114 #define E1000_DMCTXTH   0x03550 /* Transmit Threshold */
0115 #define E1000_DMCTLX    0x02514 /* Time to Lx Request */
0116 #define E1000_DMCRTRH   0x05DD0 /* Receive Packet Rate Threshold */
0117 #define E1000_DMCCNT    0x05DD4 /* Current Rx Count */
0118 #define E1000_FCRTC 0x02170 /* Flow Control Rx high watermark */
0119
0120 /* TX Rate Limit Registers */
0121 #define E1000_RTTDQSEL  0x3604 /* Tx Desc Plane Queue Select - WO */
0122 #define E1000_RTTBCNRM  0x3690 /* Tx BCN Rate-scheduler MMW */
0123 #define E1000_RTTBCNRC  0x36B0 /* Tx BCN Rate-Scheduler Config - WO */
0124
0125 /* Split and Replication RX Control - RW */
0126 #define E1000_RXPBS 0x02404 /* Rx Packet Buffer Size - RW */
0127
0128 /* Thermal sensor configuration and status registers */
0129 #define E1000_THMJT 0x08100 /* Junction Temperature */
0130 #define E1000_THLOWTC   0x08104 /* Low Threshold Control */
0131 #define E1000_THMIDTC   0x08108 /* Mid Threshold Control */
0132 #define E1000_THHIGHTC  0x0810C /* High Threshold Control */
0133 #define E1000_THSTAT    0x08110 /* Thermal Sensor Status */
0134
0135 /* Convenience macros
0136  *
0137  * Note: "_n" is the queue number of the register to be written to.
0138  *
0139  * Example usage:
0140  * E1000_RDBAL_REG(current_rx_queue)
0141  */
0142 #define E1000_RDBAL(_n)   ((_n) < 4 ? (0x02800 + ((_n) * 0x100)) \
0143                     : (0x0C000 + ((_n) * 0x40)))
0144 #define E1000_RDBAH(_n)   ((_n) < 4 ? (0x02804 + ((_n) * 0x100)) \
0145                     : (0x0C004 + ((_n) * 0x40)))
0146 #define E1000_RDLEN(_n)   ((_n) < 4 ? (0x02808 + ((_n) * 0x100)) \
0147                     : (0x0C008 + ((_n) * 0x40)))
0148 #define E1000_SRRCTL(_n)  ((_n) < 4 ? (0x0280C + ((_n) * 0x100)) \
0149                     : (0x0C00C + ((_n) * 0x40)))
0150 #define E1000_RDH(_n)     ((_n) < 4 ? (0x02810 + ((_n) * 0x100)) \
0151                     : (0x0C010 + ((_n) * 0x40)))
0152 #define E1000_RDT(_n)     ((_n) < 4 ? (0x02818 + ((_n) * 0x100)) \
0153                     : (0x0C018 + ((_n) * 0x40)))
0154 #define E1000_RXDCTL(_n)  ((_n) < 4 ? (0x02828 + ((_n) * 0x100)) \
0155                     : (0x0C028 + ((_n) * 0x40)))
0156 #define E1000_TDBAL(_n)   ((_n) < 4 ? (0x03800 + ((_n) * 0x100)) \
0157                     : (0x0E000 + ((_n) * 0x40)))
0158 #define E1000_TDBAH(_n)   ((_n) < 4 ? (0x03804 + ((_n) * 0x100)) \
0159                     : (0x0E004 + ((_n) * 0x40)))
0160 #define E1000_TDLEN(_n)   ((_n) < 4 ? (0x03808 + ((_n) * 0x100)) \
0161                     : (0x0E008 + ((_n) * 0x40)))
0162 #define E1000_TDH(_n)     ((_n) < 4 ? (0x03810 + ((_n) * 0x100)) \
0163                     : (0x0E010 + ((_n) * 0x40)))
0164 #define E1000_TDT(_n)     ((_n) < 4 ? (0x03818 + ((_n) * 0x100)) \
0165                     : (0x0E018 + ((_n) * 0x40)))
0166 #define E1000_TXDCTL(_n)  ((_n) < 4 ? (0x03828 + ((_n) * 0x100)) \
0167                     : (0x0E028 + ((_n) * 0x40)))
0168 #define E1000_RXCTL(_n)   ((_n) < 4 ? (0x02814 + ((_n) * 0x100)) : \
0169                       (0x0C014 + ((_n) * 0x40)))
0170 #define E1000_DCA_RXCTRL(_n)    E1000_RXCTL(_n)
0171 #define E1000_TXCTL(_n)   ((_n) < 4 ? (0x03814 + ((_n) * 0x100)) : \
0172                       (0x0E014 + ((_n) * 0x40)))
0173 #define E1000_DCA_TXCTRL(_n) E1000_TXCTL(_n)
0174 #define E1000_TDWBAL(_n)  ((_n) < 4 ? (0x03838 + ((_n) * 0x100)) \
0175                     : (0x0E038 + ((_n) * 0x40)))
0176 #define E1000_TDWBAH(_n)  ((_n) < 4 ? (0x0383C + ((_n) * 0x100)) \
0177                     : (0x0E03C + ((_n) * 0x40)))
0178
0179 #define E1000_RXPBS 0x02404  /* Rx Packet Buffer Size - RW */
0180 #define E1000_TXPBS 0x03404  /* Tx Packet Buffer Size - RW */
0181
0182 #define E1000_TDFH     0x03410  /* TX Data FIFO Head - RW */
0183 #define E1000_TDFT     0x03418  /* TX Data FIFO Tail - RW */
0184 #define E1000_TDFHS    0x03420  /* TX Data FIFO Head Saved - RW */
0185 #define E1000_TDFPC    0x03430  /* TX Data FIFO Packet Count - RW */
0186 #define E1000_DTXCTL   0x03590  /* DMA TX Control - RW */
0187 #define E1000_CRCERRS  0x04000  /* CRC Error Count - R/clr */
0188 #define E1000_ALGNERRC 0x04004  /* Alignment Error Count - R/clr */
0189 #define E1000_SYMERRS  0x04008  /* Symbol Error Count - R/clr */
0190 #define E1000_RXERRC   0x0400C  /* Receive Error Count - R/clr */
0191 #define E1000_MPC      0x04010  /* Missed Packet Count - R/clr */
0192 #define E1000_SCC      0x04014  /* Single Collision Count - R/clr */
0193 #define E1000_ECOL     0x04018  /* Excessive Collision Count - R/clr */
0194 #define E1000_MCC      0x0401C  /* Multiple Collision Count - R/clr */
0195 #define E1000_LATECOL  0x04020  /* Late Collision Count - R/clr */
0196 #define E1000_COLC     0x04028  /* Collision Count - R/clr */
0197 #define E1000_DC       0x04030  /* Defer Count - R/clr */
0198 #define E1000_TNCRS    0x04034  /* TX-No CRS - R/clr */
0199 #define E1000_SEC      0x04038  /* Sequence Error Count - R/clr */
0200 #define E1000_CEXTERR  0x0403C  /* Carrier Extension Error Count - R/clr */
0201 #define E1000_RLEC     0x04040  /* Receive Length Error Count - R/clr */
0202 #define E1000_XONRXC   0x04048  /* XON RX Count - R/clr */
0203 #define E1000_XONTXC   0x0404C  /* XON TX Count - R/clr */
0204 #define E1000_XOFFRXC  0x04050  /* XOFF RX Count - R/clr */
0205 #define E1000_XOFFTXC  0x04054  /* XOFF TX Count - R/clr */
0206 #define E1000_FCRUC    0x04058  /* Flow Control RX Unsupported Count- R/clr */
0207 #define E1000_PRC64    0x0405C  /* Packets RX (64 bytes) - R/clr */
0208 #define E1000_PRC127   0x04060  /* Packets RX (65-127 bytes) - R/clr */
0209 #define E1000_PRC255   0x04064  /* Packets RX (128-255 bytes) - R/clr */
0210 #define E1000_PRC511   0x04068  /* Packets RX (255-511 bytes) - R/clr */
0211 #define E1000_PRC1023  0x0406C  /* Packets RX (512-1023 bytes) - R/clr */
0212 #define E1000_PRC1522  0x04070  /* Packets RX (1024-1522 bytes) - R/clr */
0213 #define E1000_GPRC     0x04074  /* Good Packets RX Count - R/clr */
0214 #define E1000_BPRC     0x04078  /* Broadcast Packets RX Count - R/clr */
0215 #define E1000_MPRC     0x0407C  /* Multicast Packets RX Count - R/clr */
0216 #define E1000_GPTC     0x04080  /* Good Packets TX Count - R/clr */
0217 #define E1000_GORCL    0x04088  /* Good Octets RX Count Low - R/clr */
0218 #define E1000_GORCH    0x0408C  /* Good Octets RX Count High - R/clr */
0219 #define E1000_GOTCL    0x04090  /* Good Octets TX Count Low - R/clr */
0220 #define E1000_GOTCH    0x04094  /* Good Octets TX Count High - R/clr */
0221 #define E1000_RNBC     0x040A0  /* RX No Buffers Count - R/clr */
0222 #define E1000_RUC      0x040A4  /* RX Undersize Count - R/clr */
0223 #define E1000_RFC      0x040A8  /* RX Fragment Count - R/clr */
0224 #define E1000_ROC      0x040AC  /* RX Oversize Count - R/clr */
0225 #define E1000_RJC      0x040B0  /* RX Jabber Count - R/clr */
0226 #define E1000_MGTPRC   0x040B4  /* Management Packets RX Count - R/clr */
0227 #define E1000_MGTPDC   0x040B8  /* Management Packets Dropped Count - R/clr */
0228 #define E1000_MGTPTC   0x040BC  /* Management Packets TX Count - R/clr */
0229 #define E1000_TORL     0x040C0  /* Total Octets RX Low - R/clr */
0230 #define E1000_TORH     0x040C4  /* Total Octets RX High - R/clr */
0231 #define E1000_TOTL     0x040C8  /* Total Octets TX Low - R/clr */
0232 #define E1000_TOTH     0x040CC  /* Total Octets TX High - R/clr */
0233 #define E1000_TPR      0x040D0  /* Total Packets RX - R/clr */
0234 #define E1000_TPT      0x040D4  /* Total Packets TX - R/clr */
0235 #define E1000_PTC64    0x040D8  /* Packets TX (64 bytes) - R/clr */
0236 #define E1000_PTC127   0x040DC  /* Packets TX (65-127 bytes) - R/clr */
0237 #define E1000_PTC255   0x040E0  /* Packets TX (128-255 bytes) - R/clr */
0238 #define E1000_PTC511   0x040E4  /* Packets TX (256-511 bytes) - R/clr */
0239 #define E1000_PTC1023  0x040E8  /* Packets TX (512-1023 bytes) - R/clr */
0240 #define E1000_PTC1522  0x040EC  /* Packets TX (1024-1522 Bytes) - R/clr */
0241 #define E1000_MPTC     0x040F0  /* Multicast Packets TX Count - R/clr */
0242 #define E1000_BPTC     0x040F4  /* Broadcast Packets TX Count - R/clr */
0243 #define E1000_TSCTC    0x040F8  /* TCP Segmentation Context TX - R/clr */
0244 #define E1000_TSCTFC   0x040FC  /* TCP Segmentation Context TX Fail - R/clr */
0245 #define E1000_IAC      0x04100  /* Interrupt Assertion Count */
0246 /* Interrupt Cause Rx Packet Timer Expire Count */
0247 #define E1000_ICRXPTC  0x04104
0248 /* Interrupt Cause Rx Absolute Timer Expire Count */
0249 #define E1000_ICRXATC  0x04108
0250 /* Interrupt Cause Tx Packet Timer Expire Count */
0251 #define E1000_ICTXPTC  0x0410C
0252 /* Interrupt Cause Tx Absolute Timer Expire Count */
0253 #define E1000_ICTXATC  0x04110
0254 /* Interrupt Cause Tx Queue Empty Count */
0255 #define E1000_ICTXQEC  0x04118
0256 /* Interrupt Cause Tx Queue Minimum Threshold Count */
0257 #define E1000_ICTXQMTC 0x0411C
0258 /* Interrupt Cause Rx Descriptor Minimum Threshold Count */
0259 #define E1000_ICRXDMTC 0x04120
0260 #define E1000_ICRXOC   0x04124  /* Interrupt Cause Receiver Overrun Count */
0261 #define E1000_PCS_CFG0    0x04200  /* PCS Configuration 0 - RW */
0262 #define E1000_PCS_LCTL    0x04208  /* PCS Link Control - RW */
0263 #define E1000_PCS_LSTAT   0x0420C  /* PCS Link Status - RO */
0264 #define E1000_CBTMPC      0x0402C  /* Circuit Breaker TX Packet Count */
0265 #define E1000_HTDPMC      0x0403C  /* Host Transmit Discarded Packets */
0266 #define E1000_CBRMPC      0x040FC  /* Circuit Breaker RX Packet Count */
0267 #define E1000_RPTHC       0x04104  /* Rx Packets To Host */
0268 #define E1000_HGPTC       0x04118  /* Host Good Packets TX Count */
0269 #define E1000_HTCBDPC     0x04124  /* Host TX Circuit Breaker Dropped Count */
0270 #define E1000_HGORCL      0x04128  /* Host Good Octets Received Count Low */
0271 #define E1000_HGORCH      0x0412C  /* Host Good Octets Received Count High */
0272 #define E1000_HGOTCL      0x04130  /* Host Good Octets Transmit Count Low */
0273 #define E1000_HGOTCH      0x04134  /* Host Good Octets Transmit Count High */
0274 #define E1000_LENERRS     0x04138  /* Length Errors Count */
0275 #define E1000_SCVPC       0x04228  /* SerDes/SGMII Code Violation Pkt Count */
0276 #define E1000_PCS_ANADV   0x04218  /* AN advertisement - RW */
0277 #define E1000_PCS_LPAB    0x0421C  /* Link Partner Ability - RW */
0278 #define E1000_PCS_NPTX    0x04220  /* AN Next Page Transmit - RW */
0279 #define E1000_PCS_LPABNP  0x04224  /* Link Partner Ability Next Page - RW */
0280 #define E1000_RXCSUM   0x05000  /* RX Checksum Control - RW */
0281 #define E1000_RLPML    0x05004  /* RX Long Packet Max Length */
0282 #define E1000_RFCTL    0x05008  /* Receive Filter Control*/
0283 #define E1000_MTA      0x05200  /* Multicast Table Array - RW Array */
0284 #define E1000_RA       0x05400  /* Receive Address - RW Array */
0285 #define E1000_RA2      0x054E0  /* 2nd half of Rx address array - RW Array */
0286 #define E1000_PSRTYPE(_i)       (0x05480 + ((_i) * 4))
0287 #define E1000_RAL(_i)  (((_i) <= 15) ? (0x05400 + ((_i) * 8)) : \
0288                     (0x054E0 + ((_i - 16) * 8)))
0289 #define E1000_RAH(_i)  (((_i) <= 15) ? (0x05404 + ((_i) * 8)) : \
0290                     (0x054E4 + ((_i - 16) * 8)))
0291 #define E1000_VLAPQF    0x055B0  /* VLAN Priority Queue Filter VLAPQF */
0292 #define E1000_IP4AT_REG(_i)     (0x05840 + ((_i) * 8))
0293 #define E1000_IP6AT_REG(_i)     (0x05880 + ((_i) * 4))
0294 #define E1000_WUPM_REG(_i)      (0x05A00 + ((_i) * 4))
0295 #define E1000_FFMT_REG(_i)      (0x09000 + ((_i) * 8))
0296 #define E1000_FFVT_REG(_i)      (0x09800 + ((_i) * 8))
0297 #define E1000_FFLT_REG(_i)      (0x05F00 + ((_i) * 8))
0298 #define E1000_VFTA     0x05600  /* VLAN Filter Table Array - RW Array */
0299 #define E1000_VT_CTL   0x0581C  /* VMDq Control - RW */
0300 #define E1000_WUC      0x05800  /* Wakeup Control - RW */
0301 #define E1000_WUFC     0x05808  /* Wakeup Filter Control - RW */
0302 #define E1000_WUS      0x05810  /* Wakeup Status - R/W1C */
0303 #define E1000_MANC     0x05820  /* Management Control - RW */
0304 #define E1000_IPAV     0x05838  /* IP Address Valid - RW */
0305 #define E1000_WUPL     0x05900  /* Wakeup Packet Length - RW */
0306
0307 #define E1000_SW_FW_SYNC  0x05B5C /* Software-Firmware Synchronization - RW */
0308 #define E1000_CCMCTL      0x05B48 /* CCM Control Register */
0309 #define E1000_GIOCTL      0x05B44 /* GIO Analog Control Register */
0310 #define E1000_SCCTL       0x05B4C /* PCIc PLL Configuration Register */
0311 #define E1000_GCR         0x05B00 /* PCI-Ex Control */
0312 #define E1000_FACTPS    0x05B30 /* Function Active and Power State to MNG */
0313 #define E1000_SWSM      0x05B50 /* SW Semaphore */
0314 #define E1000_FWSM      0x05B54 /* FW Semaphore */
0315 #define E1000_DCA_CTRL  0x05B74 /* DCA Control - RW */
0316
0317 /* RSS registers */
0318 #define E1000_MRQC      0x05818 /* Multiple Receive Control - RW */
0319 #define E1000_IMIR(_i)      (0x05A80 + ((_i) * 4))  /* Immediate Interrupt */
0320 #define E1000_IMIREXT(_i)   (0x05AA0 + ((_i) * 4))  /* Immediate Interrupt Ext*/
0321 #define E1000_IMIRVP    0x05AC0 /* Immediate Interrupt RX VLAN Priority - RW */
0322 /* MSI-X Allocation Register (_i) - RW */
0323 #define E1000_MSIXBM(_i)    (0x01600 + ((_i) * 4))
0324 /* Redirection Table - RW Array */
0325 #define E1000_RETA(_i)  (0x05C00 + ((_i) * 4))
0326 #define E1000_RSSRK(_i) (0x05C80 + ((_i) * 4)) /* RSS Random Key - RW Array */
0327
0328 /* VT Registers */
0329 #define E1000_MBVFICR   0x00C80 /* Mailbox VF Cause - RWC */
0330 #define E1000_MBVFIMR   0x00C84 /* Mailbox VF int Mask - RW */
0331 #define E1000_VFLRE     0x00C88 /* VF Register Events - RWC */
0332 #define E1000_VFRE      0x00C8C /* VF Receive Enables */
0333 #define E1000_VFTE      0x00C90 /* VF Transmit Enables */
0334 #define E1000_QDE       0x02408 /* Queue Drop Enable - RW */
0335 #define E1000_DTXSWC    0x03500 /* DMA Tx Switch Control - RW */
0336 #define E1000_WVBR      0x03554 /* VM Wrong Behavior - RWS */
0337 #define E1000_RPLOLR    0x05AF0 /* Replication Offload - RW */
0338 #define E1000_UTA       0x0A000 /* Unicast Table Array - RW */
0339 #define E1000_IOVTCL    0x05BBC /* IOV Control Register */
0340 #define E1000_TXSWC     0x05ACC /* Tx Switch Control */
0341 #define E1000_LVMMC 0x03548 /* Last VM Misbehavior cause */
0342 /* These act per VF so an array friendly macro is used */
0343 #define E1000_P2VMAILBOX(_n)   (0x00C00 + (4 * (_n)))
0344 #define E1000_VMBMEM(_n)       (0x00800 + (64 * (_n)))
0345 #define E1000_VMOLR(_n)        (0x05AD0 + (4 * (_n)))
0346 #define E1000_DVMOLR(_n)       (0x0C038 + (64 * (_n)))
0347 #define E1000_VLVF(_n)         (0x05D00 + (4 * (_n))) /* VLAN VM Filter */
0348 #define E1000_VMVIR(_n)        (0x03700 + (4 * (_n)))
0349
0350 struct e1000_hw;
0351
0352 u32 igb_rd32(struct e1000_hw *hw, u32 reg);
0353
0354 /* write operations, indexed using DWORDS */
0355 #define wr32(reg, val) \
0356 do { \
0357     u8 __iomem *hw_addr = READ_ONCE((hw)->hw_addr); \
0358     if (!E1000_REMOVED(hw_addr)) \
0359         writel((val), &hw_addr[(reg)]); \
0360 } while (0)
0361
0362 #define rd32(reg) (igb_rd32(hw, reg))
0363
0364 #define wrfl() ((void)rd32(E1000_STATUS))
0365
0366 #define array_wr32(reg, offset, value) \
0367     wr32((reg) + ((offset) << 2), (value))
0368
0369 #define array_rd32(reg, offset) (igb_rd32(hw, reg + ((offset) << 2)))
0370
0371 /* DMA Coalescing registers */
0372 #define E1000_PCIEMISC  0x05BB8 /* PCIE misc config register */
0373
0374 /* Energy Efficient Ethernet "EEE" register */
0375 #define E1000_IPCNFG    0x0E38 /* Internal PHY Configuration */
0376 #define E1000_EEER  0x0E30 /* Energy Efficient Ethernet */
0377 #define E1000_EEE_SU    0X0E34 /* EEE Setup */
0378 #define E1000_EMIADD    0x10   /* Extended Memory Indirect Address */
0379 #define E1000_EMIDATA   0x11   /* Extended Memory Indirect Data */
0380 #define E1000_MMDAC 13     /* MMD Access Control */
0381 #define E1000_MMDAAD    14     /* MMD Access Address/Data */
0382
0383 /* Thermal Sensor Register */
0384 #define E1000_THSTAT    0x08110 /* Thermal Sensor Status */
0385
0386 /* OS2BMC Registers */
0387 #define E1000_B2OSPC    0x08FE0 /* BMC2OS packets sent by BMC */
0388 #define E1000_B2OGPRC   0x04158 /* BMC2OS packets received by host */
0389 #define E1000_O2BGPTC   0x08FE4 /* OS2BMC packets received by BMC */
0390 #define E1000_O2BSPC    0x0415C /* OS2BMC packets transmitted by host */
0391
0392 #define E1000_SRWR      0x12018  /* Shadow Ram Write Register - RW */
0393 #define E1000_I210_FLMNGCTL 0x12038
0394 #define E1000_I210_FLMNGDATA    0x1203C
0395 #define E1000_I210_FLMNGCNT 0x12040
0396
0397 #define E1000_I210_FLSWCTL  0x12048
0398 #define E1000_I210_FLSWDATA 0x1204C
0399 #define E1000_I210_FLSWCNT  0x12050
0400
0401 #define E1000_I210_FLA      0x1201C
0402
0403 #define E1000_I210_DTXMXPKTSZ   0x355C
0404
0405 #define E1000_I210_TXDCTL(_n)   (0x0E028 + ((_n) * 0x40))
0406
0407 #define E1000_I210_TQAVCTRL 0x3570
0408 #define E1000_I210_TQAVCC(_n)   (0x3004 + ((_n) * 0x40))
0409 #define E1000_I210_TQAVHC(_n)   (0x300C + ((_n) * 0x40))
0410
0411 #define E1000_I210_RR2DCDELAY   0x5BF4
0412
0413 #define E1000_INVM_DATA_REG(_n) (0x12120 + 4*(_n))
0414 #define E1000_INVM_SIZE     64 /* Number of INVM Data Registers */
0415
0416 #define E1000_REMOVED(h) unlikely(!(h))
0417
0418 #endif