0001
0002
0003
0004
0005
0006
0007
0008
0009
0010 #include "main.h"
0011
0012
0013 void xge_setup_desc(struct xge_desc_ring *ring)
0014 {
0015 struct xge_raw_desc *raw_desc;
0016 dma_addr_t dma_h, next_dma;
0017 u16 offset;
0018 int i;
0019
0020 for (i = 0; i < XGENE_ENET_NUM_DESC; i++) {
0021 raw_desc = &ring->raw_desc[i];
0022
0023 offset = (i + 1) & (XGENE_ENET_NUM_DESC - 1);
0024 next_dma = ring->dma_addr + (offset * XGENE_ENET_DESC_SIZE);
0025
0026 raw_desc->m0 = cpu_to_le64(SET_BITS(E, 1) |
0027 SET_BITS(PKT_SIZE, SLOT_EMPTY));
0028 dma_h = upper_32_bits(next_dma);
0029 raw_desc->m1 = cpu_to_le64(SET_BITS(NEXT_DESC_ADDRL, next_dma) |
0030 SET_BITS(NEXT_DESC_ADDRH, dma_h));
0031 }
0032 }
0033
0034 void xge_update_tx_desc_addr(struct xge_pdata *pdata)
0035 {
0036 struct xge_desc_ring *ring = pdata->tx_ring;
0037 dma_addr_t dma_addr = ring->dma_addr;
0038
0039 xge_wr_csr(pdata, DMATXDESCL, dma_addr);
0040 xge_wr_csr(pdata, DMATXDESCH, upper_32_bits(dma_addr));
0041
0042 ring->head = 0;
0043 ring->tail = 0;
0044 }
0045
0046 void xge_update_rx_desc_addr(struct xge_pdata *pdata)
0047 {
0048 struct xge_desc_ring *ring = pdata->rx_ring;
0049 dma_addr_t dma_addr = ring->dma_addr;
0050
0051 xge_wr_csr(pdata, DMARXDESCL, dma_addr);
0052 xge_wr_csr(pdata, DMARXDESCH, upper_32_bits(dma_addr));
0053
0054 ring->head = 0;
0055 ring->tail = 0;
0056 }
0057
0058 void xge_intr_enable(struct xge_pdata *pdata)
0059 {
0060 u32 data;
0061
0062 data = RX_PKT_RCVD | TX_PKT_SENT;
0063 xge_wr_csr(pdata, DMAINTRMASK, data);
0064 }
0065
0066 void xge_intr_disable(struct xge_pdata *pdata)
0067 {
0068 xge_wr_csr(pdata, DMAINTRMASK, 0);
0069 }