0001
0002
0003
0004
0005
0006
0007
0008 #ifndef INCLUDE_MMU_GENERAL_H_
0009 #define INCLUDE_MMU_GENERAL_H_
0010
0011 #define PAGE_SHIFT_4KB 12
0012 #define PAGE_SHIFT_64KB 16
0013 #define PAGE_SHIFT_2MB 21
0014 #define PAGE_SHIFT_16MB 24
0015 #define PAGE_SHIFT_64MB 26
0016 #define PAGE_SHIFT_1GB 30
0017 #define PAGE_SIZE_4KB _BITUL(PAGE_SHIFT_4KB)
0018 #define PAGE_SIZE_64KB _BITUL(PAGE_SHIFT_64KB)
0019 #define PAGE_SIZE_2MB _BITUL(PAGE_SHIFT_2MB)
0020 #define PAGE_SIZE_16MB _BITUL(PAGE_SHIFT_16MB)
0021 #define PAGE_SIZE_64MB _BITUL(PAGE_SHIFT_64MB)
0022 #define PAGE_SIZE_1GB _BITUL(PAGE_SHIFT_1GB)
0023
0024 #define PAGE_PRESENT_MASK 0x0000000000001ull
0025 #define SWAP_OUT_MASK 0x0000000000004ull
0026 #define LAST_MASK 0x0000000000800ull
0027 #define FLAGS_MASK 0x0000000000FFFull
0028
0029 #define MMU_ARCH_5_HOPS 5
0030 #define MMU_ARCH_6_HOPS 6
0031
0032 #define HOP_PHYS_ADDR_MASK (~FLAGS_MASK)
0033
0034 #define HL_PTE_SIZE sizeof(u64)
0035
0036
0037 #define HOP_PTE_ENTRIES_512 512
0038 #define HOP_TABLE_SIZE_512_PTE (HOP_PTE_ENTRIES_512 * HL_PTE_SIZE)
0039 #define HOP0_512_PTE_TABLES_TOTAL_SIZE (HOP_TABLE_SIZE_512_PTE * MAX_ASID)
0040
0041 #define MMU_HOP0_PA43_12_SHIFT 12
0042 #define MMU_HOP0_PA49_44_SHIFT (12 + 32)
0043 #define MMU_HOP0_PA63_44_SHIFT (12 + 32)
0044
0045 #define MMU_CONFIG_TIMEOUT_USEC 2000
0046
0047 enum mmu_hop_num {
0048 MMU_HOP0,
0049 MMU_HOP1,
0050 MMU_HOP2,
0051 MMU_HOP3,
0052 MMU_HOP4,
0053 MMU_HOP5,
0054 MMU_HOP_MAX,
0055 };
0056
0057 #endif