Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0
0002  *
0003  * Copyright 2019 HabanaLabs, Ltd.
0004  * All Rights Reserved.
0005  *
0006  */
0007 
0008 #ifndef GOYA_REG_MAP_H_
0009 #define GOYA_REG_MAP_H_
0010 
0011 /*
0012  * PSOC scratch-pad registers
0013  */
0014 #define mmCPU_PQ_BASE_ADDR_LOW      mmPSOC_GLOBAL_CONF_SCRATCHPAD_0
0015 #define mmCPU_PQ_BASE_ADDR_HIGH     mmPSOC_GLOBAL_CONF_SCRATCHPAD_1
0016 #define mmCPU_EQ_BASE_ADDR_LOW      mmPSOC_GLOBAL_CONF_SCRATCHPAD_2
0017 #define mmCPU_EQ_BASE_ADDR_HIGH     mmPSOC_GLOBAL_CONF_SCRATCHPAD_3
0018 #define mmCPU_EQ_LENGTH         mmPSOC_GLOBAL_CONF_SCRATCHPAD_4
0019 #define mmCPU_PQ_LENGTH         mmPSOC_GLOBAL_CONF_SCRATCHPAD_5
0020 #define mmCPU_EQ_CI         mmPSOC_GLOBAL_CONF_SCRATCHPAD_6
0021 #define mmCPU_PQ_INIT_STATUS        mmPSOC_GLOBAL_CONF_SCRATCHPAD_7
0022 #define mmCPU_CQ_BASE_ADDR_LOW      mmPSOC_GLOBAL_CONF_SCRATCHPAD_8
0023 #define mmCPU_CQ_BASE_ADDR_HIGH     mmPSOC_GLOBAL_CONF_SCRATCHPAD_9
0024 #define mmCPU_CQ_LENGTH         mmPSOC_GLOBAL_CONF_SCRATCHPAD_10
0025 #define mmCPU_BOOT_DEV_STS0     mmPSOC_GLOBAL_CONF_SCRATCHPAD_20
0026 #define mmCPU_BOOT_DEV_STS1     mmPSOC_GLOBAL_CONF_SCRATCHPAD_21
0027 #define mmFUSE_VER_OFFSET       mmPSOC_GLOBAL_CONF_SCRATCHPAD_22
0028 #define mmCPU_CMD_STATUS_TO_HOST    mmPSOC_GLOBAL_CONF_SCRATCHPAD_23
0029 #define mmCPU_BOOT_ERR0         mmPSOC_GLOBAL_CONF_SCRATCHPAD_24
0030 #define mmCPU_BOOT_ERR1         mmPSOC_GLOBAL_CONF_SCRATCHPAD_25
0031 #define mmUPD_STS           mmPSOC_GLOBAL_CONF_SCRATCHPAD_26
0032 #define mmUPD_CMD           mmPSOC_GLOBAL_CONF_SCRATCHPAD_27
0033 #define mmPREBOOT_VER_OFFSET        mmPSOC_GLOBAL_CONF_SCRATCHPAD_28
0034 #define mmUBOOT_VER_OFFSET      mmPSOC_GLOBAL_CONF_SCRATCHPAD_29
0035 #define mmRDWR_TEST         mmPSOC_GLOBAL_CONF_SCRATCHPAD_30
0036 #define mmBTL_ID            mmPSOC_GLOBAL_CONF_SCRATCHPAD_31
0037 
0038 #define mmHW_STATE          mmPSOC_GLOBAL_CONF_APP_STATUS
0039 #define mmPSOC_GLOBAL_CONF_CPU_BOOT_STATUS  mmPSOC_GLOBAL_CONF_WARM_REBOOT
0040 #define mmPSOC_GLOBAL_CONF_KMD_MSG_TO_CPU   mmPSOC_GLOBAL_CONF_UBOOT_MAGIC
0041 #define mmUPD_PENDING_STS       mmPSOC_GLOBAL_CONF_NON_RST_FLOPS_3
0042 
0043 #endif /* GOYA_REG_MAP_H_ */