0001
0002
0003
0004
0005
0006
0007
0008 #ifndef GOYA_H
0009 #define GOYA_H
0010
0011 #define SRAM_CFG_BAR_ID 0
0012 #define MSIX_BAR_ID 2
0013 #define DDR_BAR_ID 4
0014
0015 #define CFG_BAR_SIZE 0x10000000ull
0016 #define MSIX_BAR_SIZE 0x1000ull
0017
0018 #define CFG_BASE 0x7FFC000000ull
0019 #define CFG_SIZE 0x4000000
0020
0021 #define SRAM_BASE_ADDR 0x7FF0000000ull
0022 #define SRAM_SIZE 0x32A0000
0023
0024 #define DRAM_PHYS_BASE 0x0ull
0025
0026 #define HOST_PHYS_BASE 0x8000000000ull
0027 #define HOST_PHYS_SIZE 0x1000000000000ull
0028
0029 #define GOYA_MSIX_ENTRIES 8
0030
0031 #define QMAN_PQ_ENTRY_SIZE 16
0032
0033 #define MAX_ASID 2
0034
0035 #define PROT_BITS_OFFS 0xF80
0036
0037 #define DMA_MAX_NUM 5
0038
0039 #define TPC_MAX_NUM 8
0040
0041 #define MME_MAX_NUM 1
0042
0043 #endif