Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0
0002  *
0003  * Copyright 2016-2018 HabanaLabs, Ltd.
0004  * All Rights Reserved.
0005  *
0006  */
0007 
0008 /************************************
0009  ** This is an auto-generated file **
0010  **       DO NOT EDIT BELOW        **
0011  ************************************/
0012 
0013 #ifndef ASIC_REG_PSOC_ETR_REGS_H_
0014 #define ASIC_REG_PSOC_ETR_REGS_H_
0015 
0016 /*
0017  *****************************************
0018  *   PSOC_ETR (Prototype: ETR)
0019  *****************************************
0020  */
0021 
0022 #define mmPSOC_ETR_RSZ                                               0x2C43004
0023 
0024 #define mmPSOC_ETR_STS                                               0x2C4300C
0025 
0026 #define mmPSOC_ETR_RRD                                               0x2C43010
0027 
0028 #define mmPSOC_ETR_RRP                                               0x2C43014
0029 
0030 #define mmPSOC_ETR_RWP                                               0x2C43018
0031 
0032 #define mmPSOC_ETR_TRG                                               0x2C4301C
0033 
0034 #define mmPSOC_ETR_CTL                                               0x2C43020
0035 
0036 #define mmPSOC_ETR_RWD                                               0x2C43024
0037 
0038 #define mmPSOC_ETR_MODE                                              0x2C43028
0039 
0040 #define mmPSOC_ETR_LBUFLEVEL                                         0x2C4302C
0041 
0042 #define mmPSOC_ETR_CBUFLEVEL                                         0x2C43030
0043 
0044 #define mmPSOC_ETR_BUFWM                                             0x2C43034
0045 
0046 #define mmPSOC_ETR_RRPHI                                             0x2C43038
0047 
0048 #define mmPSOC_ETR_RWPHI                                             0x2C4303C
0049 
0050 #define mmPSOC_ETR_AXICTL                                            0x2C43110
0051 
0052 #define mmPSOC_ETR_DBALO                                             0x2C43118
0053 
0054 #define mmPSOC_ETR_DBAHI                                             0x2C4311C
0055 
0056 #define mmPSOC_ETR_FFSR                                              0x2C43300
0057 
0058 #define mmPSOC_ETR_FFCR                                              0x2C43304
0059 
0060 #define mmPSOC_ETR_PSCR                                              0x2C43308
0061 
0062 #define mmPSOC_ETR_ITMISCOP0                                         0x2C43EE0
0063 
0064 #define mmPSOC_ETR_ITTRFLIN                                          0x2C43EE8
0065 
0066 #define mmPSOC_ETR_ITATBDATA0                                        0x2C43EEC
0067 
0068 #define mmPSOC_ETR_ITATBCTR2                                         0x2C43EF0
0069 
0070 #define mmPSOC_ETR_ITATBCTR1                                         0x2C43EF4
0071 
0072 #define mmPSOC_ETR_ITATBCTR0                                         0x2C43EF8
0073 
0074 #define mmPSOC_ETR_ITCTRL                                            0x2C43F00
0075 
0076 #define mmPSOC_ETR_CLAIMSET                                          0x2C43FA0
0077 
0078 #define mmPSOC_ETR_CLAIMCLR                                          0x2C43FA4
0079 
0080 #define mmPSOC_ETR_LAR                                               0x2C43FB0
0081 
0082 #define mmPSOC_ETR_LSR                                               0x2C43FB4
0083 
0084 #define mmPSOC_ETR_AUTHSTATUS                                        0x2C43FB8
0085 
0086 #define mmPSOC_ETR_DEVID                                             0x2C43FC8
0087 
0088 #define mmPSOC_ETR_DEVTYPE                                           0x2C43FCC
0089 
0090 #define mmPSOC_ETR_PERIPHID4                                         0x2C43FD0
0091 
0092 #define mmPSOC_ETR_PERIPHID5                                         0x2C43FD4
0093 
0094 #define mmPSOC_ETR_PERIPHID6                                         0x2C43FD8
0095 
0096 #define mmPSOC_ETR_PERIPHID7                                         0x2C43FDC
0097 
0098 #define mmPSOC_ETR_PERIPHID0                                         0x2C43FE0
0099 
0100 #define mmPSOC_ETR_PERIPHID1                                         0x2C43FE4
0101 
0102 #define mmPSOC_ETR_PERIPHID2                                         0x2C43FE8
0103 
0104 #define mmPSOC_ETR_PERIPHID3                                         0x2C43FEC
0105 
0106 #define mmPSOC_ETR_COMPID0                                           0x2C43FF0
0107 
0108 #define mmPSOC_ETR_COMPID1                                           0x2C43FF4
0109 
0110 #define mmPSOC_ETR_COMPID2                                           0x2C43FF8
0111 
0112 #define mmPSOC_ETR_COMPID3                                           0x2C43FFC
0113 
0114 #endif /* ASIC_REG_PSOC_ETR_REGS_H_ */