0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013 #ifndef ASIC_REG_CPU_PLL_REGS_H_
0014 #define ASIC_REG_CPU_PLL_REGS_H_
0015
0016
0017
0018
0019
0020
0021
0022 #define mmCPU_PLL_NR 0x4A2100
0023
0024 #define mmCPU_PLL_NF 0x4A2104
0025
0026 #define mmCPU_PLL_OD 0x4A2108
0027
0028 #define mmCPU_PLL_NB 0x4A210C
0029
0030 #define mmCPU_PLL_CFG 0x4A2110
0031
0032 #define mmCPU_PLL_LOSE_MASK 0x4A2120
0033
0034 #define mmCPU_PLL_LOCK_INTR 0x4A2128
0035
0036 #define mmCPU_PLL_LOCK_BYPASS 0x4A212C
0037
0038 #define mmCPU_PLL_DATA_CHNG 0x4A2130
0039
0040 #define mmCPU_PLL_RST 0x4A2134
0041
0042 #define mmCPU_PLL_SLIP_WD_CNTR 0x4A2150
0043
0044 #define mmCPU_PLL_DIV_FACTOR_0 0x4A2200
0045
0046 #define mmCPU_PLL_DIV_FACTOR_1 0x4A2204
0047
0048 #define mmCPU_PLL_DIV_FACTOR_2 0x4A2208
0049
0050 #define mmCPU_PLL_DIV_FACTOR_3 0x4A220C
0051
0052 #define mmCPU_PLL_DIV_FACTOR_CMD_0 0x4A2220
0053
0054 #define mmCPU_PLL_DIV_FACTOR_CMD_1 0x4A2224
0055
0056 #define mmCPU_PLL_DIV_FACTOR_CMD_2 0x4A2228
0057
0058 #define mmCPU_PLL_DIV_FACTOR_CMD_3 0x4A222C
0059
0060 #define mmCPU_PLL_DIV_SEL_0 0x4A2280
0061
0062 #define mmCPU_PLL_DIV_SEL_1 0x4A2284
0063
0064 #define mmCPU_PLL_DIV_SEL_2 0x4A2288
0065
0066 #define mmCPU_PLL_DIV_SEL_3 0x4A228C
0067
0068 #define mmCPU_PLL_DIV_EN_0 0x4A22A0
0069
0070 #define mmCPU_PLL_DIV_EN_1 0x4A22A4
0071
0072 #define mmCPU_PLL_DIV_EN_2 0x4A22A8
0073
0074 #define mmCPU_PLL_DIV_EN_3 0x4A22AC
0075
0076 #define mmCPU_PLL_DIV_FACTOR_BUSY_0 0x4A22C0
0077
0078 #define mmCPU_PLL_DIV_FACTOR_BUSY_1 0x4A22C4
0079
0080 #define mmCPU_PLL_DIV_FACTOR_BUSY_2 0x4A22C8
0081
0082 #define mmCPU_PLL_DIV_FACTOR_BUSY_3 0x4A22CC
0083
0084 #define mmCPU_PLL_CLK_GATER 0x4A2300
0085
0086 #define mmCPU_PLL_CLK_RLX_0 0x4A2310
0087
0088 #define mmCPU_PLL_CLK_RLX_1 0x4A2314
0089
0090 #define mmCPU_PLL_CLK_RLX_2 0x4A2318
0091
0092 #define mmCPU_PLL_CLK_RLX_3 0x4A231C
0093
0094 #define mmCPU_PLL_REF_CNTR_PERIOD 0x4A2400
0095
0096 #define mmCPU_PLL_REF_LOW_THRESHOLD 0x4A2410
0097
0098 #define mmCPU_PLL_REF_HIGH_THRESHOLD 0x4A2420
0099
0100 #define mmCPU_PLL_PLL_NOT_STABLE 0x4A2430
0101
0102 #define mmCPU_PLL_FREQ_CALC_EN 0x4A2440
0103
0104 #endif