Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0
0002  *
0003  * Copyright 2016-2020 HabanaLabs, Ltd.
0004  * All Rights Reserved.
0005  *
0006  */
0007 
0008 /************************************
0009  ** This is an auto-generated file **
0010  **       DO NOT EDIT BELOW        **
0011  ************************************/
0012 
0013 #ifndef ASIC_REG_PSOC_ETR_REGS_H_
0014 #define ASIC_REG_PSOC_ETR_REGS_H_
0015 
0016 /*
0017  *****************************************
0018  *   PSOC_ETR
0019  *   (Prototype: ETR)
0020  *****************************************
0021  */
0022 
0023 #define mmPSOC_ETR_RSZ 0x6C44004
0024 
0025 #define mmPSOC_ETR_STS 0x6C4400C
0026 
0027 #define mmPSOC_ETR_RRD 0x6C44010
0028 
0029 #define mmPSOC_ETR_RRP 0x6C44014
0030 
0031 #define mmPSOC_ETR_RWP 0x6C44018
0032 
0033 #define mmPSOC_ETR_TRG 0x6C4401C
0034 
0035 #define mmPSOC_ETR_CTL 0x6C44020
0036 
0037 #define mmPSOC_ETR_RWD 0x6C44024
0038 
0039 #define mmPSOC_ETR_MODE 0x6C44028
0040 
0041 #define mmPSOC_ETR_LBUFLEVEL 0x6C4402C
0042 
0043 #define mmPSOC_ETR_CBUFLEVEL 0x6C44030
0044 
0045 #define mmPSOC_ETR_BUFWM 0x6C44034
0046 
0047 #define mmPSOC_ETR_RRPHI 0x6C44038
0048 
0049 #define mmPSOC_ETR_RWPHI 0x6C4403C
0050 
0051 #define mmPSOC_ETR_AXICTL 0x6C44110
0052 
0053 #define mmPSOC_ETR_DBALO 0x6C44118
0054 
0055 #define mmPSOC_ETR_DBAHI 0x6C4411C
0056 
0057 #define mmPSOC_ETR_FFSR 0x6C44300
0058 
0059 #define mmPSOC_ETR_FFCR 0x6C44304
0060 
0061 #define mmPSOC_ETR_PSCR 0x6C44308
0062 
0063 #define mmPSOC_ETR_ITMISCOP0 0x6C44EE0
0064 
0065 #define mmPSOC_ETR_ITTRFLIN 0x6C44EE8
0066 
0067 #define mmPSOC_ETR_ITATBDATA0 0x6C44EEC
0068 
0069 #define mmPSOC_ETR_ITATBCTR2 0x6C44EF0
0070 
0071 #define mmPSOC_ETR_ITATBCTR1 0x6C44EF4
0072 
0073 #define mmPSOC_ETR_ITATBCTR0 0x6C44EF8
0074 
0075 #define mmPSOC_ETR_ITCTRL 0x6C44F00
0076 
0077 #define mmPSOC_ETR_CLAIMSET 0x6C44FA0
0078 
0079 #define mmPSOC_ETR_CLAIMCLR 0x6C44FA4
0080 
0081 #define mmPSOC_ETR_LAR 0x6C44FB0
0082 
0083 #define mmPSOC_ETR_LSR 0x6C44FB4
0084 
0085 #define mmPSOC_ETR_AUTHSTATUS 0x6C44FB8
0086 
0087 #define mmPSOC_ETR_DEVID 0x6C44FC8
0088 
0089 #define mmPSOC_ETR_DEVTYPE 0x6C44FCC
0090 
0091 #define mmPSOC_ETR_PERIPHID4 0x6C44FD0
0092 
0093 #define mmPSOC_ETR_PERIPHID5 0x6C44FD4
0094 
0095 #define mmPSOC_ETR_PERIPHID6 0x6C44FD8
0096 
0097 #define mmPSOC_ETR_PERIPHID7 0x6C44FDC
0098 
0099 #define mmPSOC_ETR_PERIPHID0 0x6C44FE0
0100 
0101 #define mmPSOC_ETR_PERIPHID1 0x6C44FE4
0102 
0103 #define mmPSOC_ETR_PERIPHID2 0x6C44FE8
0104 
0105 #define mmPSOC_ETR_PERIPHID3 0x6C44FEC
0106 
0107 #define mmPSOC_ETR_COMPID0 0x6C44FF0
0108 
0109 #define mmPSOC_ETR_COMPID1 0x6C44FF4
0110 
0111 #define mmPSOC_ETR_COMPID2 0x6C44FF8
0112 
0113 #define mmPSOC_ETR_COMPID3 0x6C44FFC
0114 
0115 #endif /* ASIC_REG_PSOC_ETR_REGS_H_ */