0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011 #include <linux/err.h>
0012 #include <linux/module.h>
0013 #include <linux/interrupt.h>
0014 #include <linux/of_device.h>
0015 #include <linux/mfd/core.h>
0016 #include <linux/mfd/max14577.h>
0017 #include <linux/mfd/max14577-private.h>
0018
0019
0020
0021
0022
0023 const struct maxim_charger_current maxim_charger_currents[] = {
0024 [MAXIM_DEVICE_TYPE_UNKNOWN] = { 0, 0, 0, 0 },
0025 [MAXIM_DEVICE_TYPE_MAX14577] = {
0026 .min = MAX14577_CHARGER_CURRENT_LIMIT_MIN,
0027 .high_start = MAX14577_CHARGER_CURRENT_LIMIT_HIGH_START,
0028 .high_step = MAX14577_CHARGER_CURRENT_LIMIT_HIGH_STEP,
0029 .max = MAX14577_CHARGER_CURRENT_LIMIT_MAX,
0030 },
0031 [MAXIM_DEVICE_TYPE_MAX77836] = {
0032 .min = MAX77836_CHARGER_CURRENT_LIMIT_MIN,
0033 .high_start = MAX77836_CHARGER_CURRENT_LIMIT_HIGH_START,
0034 .high_step = MAX77836_CHARGER_CURRENT_LIMIT_HIGH_STEP,
0035 .max = MAX77836_CHARGER_CURRENT_LIMIT_MAX,
0036 },
0037 };
0038 EXPORT_SYMBOL_GPL(maxim_charger_currents);
0039
0040
0041
0042
0043
0044
0045
0046
0047
0048
0049
0050
0051
0052
0053
0054
0055
0056
0057
0058
0059
0060
0061 int maxim_charger_calc_reg_current(const struct maxim_charger_current *limits,
0062 unsigned int min_ua, unsigned int max_ua, u8 *dst)
0063 {
0064 unsigned int current_bits;
0065
0066 if (min_ua > max_ua)
0067 return -EINVAL;
0068
0069 if (min_ua > limits->max || max_ua < limits->min)
0070 return -EINVAL;
0071
0072 if (max_ua < limits->high_start) {
0073
0074
0075
0076
0077 *dst = 0x0;
0078 return 0;
0079 }
0080
0081
0082 max_ua = min(limits->max, max_ua);
0083 max_ua -= limits->high_start;
0084
0085
0086
0087
0088
0089 current_bits = max_ua / limits->high_step;
0090
0091
0092 *dst = 0x1 << CHGCTRL4_MBCICHWRCL_SHIFT;
0093
0094 *dst |= current_bits << CHGCTRL4_MBCICHWRCH_SHIFT;
0095
0096 return 0;
0097 }
0098 EXPORT_SYMBOL_GPL(maxim_charger_calc_reg_current);
0099
0100 static const struct mfd_cell max14577_devs[] = {
0101 {
0102 .name = "max14577-muic",
0103 .of_compatible = "maxim,max14577-muic",
0104 },
0105 {
0106 .name = "max14577-regulator",
0107 .of_compatible = "maxim,max14577-regulator",
0108 },
0109 {
0110 .name = "max14577-charger",
0111 .of_compatible = "maxim,max14577-charger",
0112 },
0113 };
0114
0115 static const struct mfd_cell max77836_devs[] = {
0116 {
0117 .name = "max77836-muic",
0118 .of_compatible = "maxim,max77836-muic",
0119 },
0120 {
0121 .name = "max77836-regulator",
0122 .of_compatible = "maxim,max77836-regulator",
0123 },
0124 {
0125 .name = "max77836-charger",
0126 .of_compatible = "maxim,max77836-charger",
0127 },
0128 {
0129 .name = "max77836-battery",
0130 .of_compatible = "maxim,max77836-battery",
0131 },
0132 };
0133
0134 static const struct of_device_id max14577_dt_match[] = {
0135 {
0136 .compatible = "maxim,max14577",
0137 .data = (void *)MAXIM_DEVICE_TYPE_MAX14577,
0138 },
0139 {
0140 .compatible = "maxim,max77836",
0141 .data = (void *)MAXIM_DEVICE_TYPE_MAX77836,
0142 },
0143 {},
0144 };
0145
0146 static bool max14577_muic_volatile_reg(struct device *dev, unsigned int reg)
0147 {
0148 switch (reg) {
0149 case MAX14577_REG_INT1 ... MAX14577_REG_STATUS3:
0150 return true;
0151 default:
0152 break;
0153 }
0154 return false;
0155 }
0156
0157 static bool max77836_muic_volatile_reg(struct device *dev, unsigned int reg)
0158 {
0159
0160 if (max14577_muic_volatile_reg(dev, reg))
0161 return true;
0162
0163 switch (reg) {
0164 case MAX77836_FG_REG_VCELL_MSB ... MAX77836_FG_REG_SOC_LSB:
0165 case MAX77836_FG_REG_CRATE_MSB ... MAX77836_FG_REG_CRATE_LSB:
0166 case MAX77836_FG_REG_STATUS_H ... MAX77836_FG_REG_STATUS_L:
0167 case MAX77836_PMIC_REG_INTSRC:
0168 case MAX77836_PMIC_REG_TOPSYS_INT:
0169 case MAX77836_PMIC_REG_TOPSYS_STAT:
0170 return true;
0171 default:
0172 break;
0173 }
0174 return false;
0175 }
0176
0177 static const struct regmap_config max14577_muic_regmap_config = {
0178 .reg_bits = 8,
0179 .val_bits = 8,
0180 .volatile_reg = max14577_muic_volatile_reg,
0181 .max_register = MAX14577_REG_END,
0182 };
0183
0184 static const struct regmap_config max77836_pmic_regmap_config = {
0185 .reg_bits = 8,
0186 .val_bits = 8,
0187 .volatile_reg = max77836_muic_volatile_reg,
0188 .max_register = MAX77836_PMIC_REG_END,
0189 };
0190
0191 static const struct regmap_irq max14577_irqs[] = {
0192
0193 { .reg_offset = 0, .mask = MAX14577_INT1_ADC_MASK, },
0194 { .reg_offset = 0, .mask = MAX14577_INT1_ADCLOW_MASK, },
0195 { .reg_offset = 0, .mask = MAX14577_INT1_ADCERR_MASK, },
0196
0197 { .reg_offset = 1, .mask = MAX14577_INT2_CHGTYP_MASK, },
0198 { .reg_offset = 1, .mask = MAX14577_INT2_CHGDETRUN_MASK, },
0199 { .reg_offset = 1, .mask = MAX14577_INT2_DCDTMR_MASK, },
0200 { .reg_offset = 1, .mask = MAX14577_INT2_DBCHG_MASK, },
0201 { .reg_offset = 1, .mask = MAX14577_INT2_VBVOLT_MASK, },
0202
0203 { .reg_offset = 2, .mask = MAX14577_INT3_EOC_MASK, },
0204 { .reg_offset = 2, .mask = MAX14577_INT3_CGMBC_MASK, },
0205 { .reg_offset = 2, .mask = MAX14577_INT3_OVP_MASK, },
0206 { .reg_offset = 2, .mask = MAX14577_INT3_MBCCHGERR_MASK, },
0207 };
0208
0209 static const struct regmap_irq_chip max14577_irq_chip = {
0210 .name = "max14577",
0211 .status_base = MAX14577_REG_INT1,
0212 .mask_base = MAX14577_REG_INTMASK1,
0213 .mask_invert = true,
0214 .num_regs = 3,
0215 .irqs = max14577_irqs,
0216 .num_irqs = ARRAY_SIZE(max14577_irqs),
0217 };
0218
0219 static const struct regmap_irq max77836_muic_irqs[] = {
0220
0221 { .reg_offset = 0, .mask = MAX14577_INT1_ADC_MASK, },
0222 { .reg_offset = 0, .mask = MAX14577_INT1_ADCLOW_MASK, },
0223 { .reg_offset = 0, .mask = MAX14577_INT1_ADCERR_MASK, },
0224 { .reg_offset = 0, .mask = MAX77836_INT1_ADC1K_MASK, },
0225
0226 { .reg_offset = 1, .mask = MAX14577_INT2_CHGTYP_MASK, },
0227 { .reg_offset = 1, .mask = MAX14577_INT2_CHGDETRUN_MASK, },
0228 { .reg_offset = 1, .mask = MAX14577_INT2_DCDTMR_MASK, },
0229 { .reg_offset = 1, .mask = MAX14577_INT2_DBCHG_MASK, },
0230 { .reg_offset = 1, .mask = MAX14577_INT2_VBVOLT_MASK, },
0231 { .reg_offset = 1, .mask = MAX77836_INT2_VIDRM_MASK, },
0232
0233 { .reg_offset = 2, .mask = MAX14577_INT3_EOC_MASK, },
0234 { .reg_offset = 2, .mask = MAX14577_INT3_CGMBC_MASK, },
0235 { .reg_offset = 2, .mask = MAX14577_INT3_OVP_MASK, },
0236 { .reg_offset = 2, .mask = MAX14577_INT3_MBCCHGERR_MASK, },
0237 };
0238
0239 static const struct regmap_irq_chip max77836_muic_irq_chip = {
0240 .name = "max77836-muic",
0241 .status_base = MAX14577_REG_INT1,
0242 .mask_base = MAX14577_REG_INTMASK1,
0243 .mask_invert = true,
0244 .num_regs = 3,
0245 .irqs = max77836_muic_irqs,
0246 .num_irqs = ARRAY_SIZE(max77836_muic_irqs),
0247 };
0248
0249 static const struct regmap_irq max77836_pmic_irqs[] = {
0250 { .reg_offset = 0, .mask = MAX77836_TOPSYS_INT_T120C_MASK, },
0251 { .reg_offset = 0, .mask = MAX77836_TOPSYS_INT_T140C_MASK, },
0252 };
0253
0254 static const struct regmap_irq_chip max77836_pmic_irq_chip = {
0255 .name = "max77836-pmic",
0256 .status_base = MAX77836_PMIC_REG_TOPSYS_INT,
0257 .mask_base = MAX77836_PMIC_REG_TOPSYS_INT_MASK,
0258 .mask_invert = false,
0259 .num_regs = 1,
0260 .irqs = max77836_pmic_irqs,
0261 .num_irqs = ARRAY_SIZE(max77836_pmic_irqs),
0262 };
0263
0264 static void max14577_print_dev_type(struct max14577 *max14577)
0265 {
0266 u8 reg_data, vendor_id, device_id;
0267 int ret;
0268
0269 ret = max14577_read_reg(max14577->regmap, MAX14577_REG_DEVICEID,
0270 ®_data);
0271 if (ret) {
0272 dev_err(max14577->dev,
0273 "Failed to read DEVICEID register: %d\n", ret);
0274 return;
0275 }
0276
0277 vendor_id = ((reg_data & DEVID_VENDORID_MASK) >>
0278 DEVID_VENDORID_SHIFT);
0279 device_id = ((reg_data & DEVID_DEVICEID_MASK) >>
0280 DEVID_DEVICEID_SHIFT);
0281
0282 dev_info(max14577->dev, "Device type: %u (ID: 0x%x, vendor: 0x%x)\n",
0283 max14577->dev_type, device_id, vendor_id);
0284 }
0285
0286
0287
0288
0289
0290
0291
0292
0293
0294
0295 static int max77836_init(struct max14577 *max14577)
0296 {
0297 int ret;
0298 u8 intsrc_mask;
0299
0300 max14577->i2c_pmic = i2c_new_dummy_device(max14577->i2c->adapter,
0301 I2C_ADDR_PMIC);
0302 if (IS_ERR(max14577->i2c_pmic)) {
0303 dev_err(max14577->dev, "Failed to register PMIC I2C device\n");
0304 return PTR_ERR(max14577->i2c_pmic);
0305 }
0306 i2c_set_clientdata(max14577->i2c_pmic, max14577);
0307
0308 max14577->regmap_pmic = devm_regmap_init_i2c(max14577->i2c_pmic,
0309 &max77836_pmic_regmap_config);
0310 if (IS_ERR(max14577->regmap_pmic)) {
0311 ret = PTR_ERR(max14577->regmap_pmic);
0312 dev_err(max14577->dev, "Failed to allocate PMIC register map: %d\n",
0313 ret);
0314 goto err;
0315 }
0316
0317
0318 ret = max14577_read_reg(max14577->regmap_pmic,
0319 MAX77836_PMIC_REG_INTSRC_MASK, &intsrc_mask);
0320 if (ret < 0) {
0321 dev_err(max14577->dev, "Failed to read PMIC register\n");
0322 goto err;
0323 }
0324
0325 intsrc_mask &= ~(MAX77836_INTSRC_MASK_TOP_INT_MASK);
0326 intsrc_mask &= ~(MAX77836_INTSRC_MASK_MUIC_CHG_INT_MASK);
0327 ret = max14577_write_reg(max14577->regmap_pmic,
0328 MAX77836_PMIC_REG_INTSRC_MASK, intsrc_mask);
0329 if (ret < 0) {
0330 dev_err(max14577->dev, "Failed to write PMIC register\n");
0331 goto err;
0332 }
0333
0334 ret = regmap_add_irq_chip(max14577->regmap_pmic, max14577->irq,
0335 IRQF_ONESHOT | IRQF_SHARED,
0336 0, &max77836_pmic_irq_chip,
0337 &max14577->irq_data_pmic);
0338 if (ret != 0) {
0339 dev_err(max14577->dev, "Failed to request PMIC IRQ %d: %d\n",
0340 max14577->irq, ret);
0341 goto err;
0342 }
0343
0344 return 0;
0345
0346 err:
0347 i2c_unregister_device(max14577->i2c_pmic);
0348
0349 return ret;
0350 }
0351
0352
0353
0354
0355 static void max77836_remove(struct max14577 *max14577)
0356 {
0357 regmap_del_irq_chip(max14577->irq, max14577->irq_data_pmic);
0358 i2c_unregister_device(max14577->i2c_pmic);
0359 }
0360
0361 static int max14577_i2c_probe(struct i2c_client *i2c,
0362 const struct i2c_device_id *id)
0363 {
0364 struct max14577 *max14577;
0365 struct max14577_platform_data *pdata = dev_get_platdata(&i2c->dev);
0366 struct device_node *np = i2c->dev.of_node;
0367 int ret = 0;
0368 const struct regmap_irq_chip *irq_chip;
0369 const struct mfd_cell *mfd_devs;
0370 unsigned int mfd_devs_size;
0371 int irq_flags;
0372
0373 if (np) {
0374 pdata = devm_kzalloc(&i2c->dev, sizeof(*pdata), GFP_KERNEL);
0375 if (!pdata)
0376 return -ENOMEM;
0377 i2c->dev.platform_data = pdata;
0378 }
0379
0380 if (!pdata) {
0381 dev_err(&i2c->dev, "No platform data found.\n");
0382 return -EINVAL;
0383 }
0384
0385 max14577 = devm_kzalloc(&i2c->dev, sizeof(*max14577), GFP_KERNEL);
0386 if (!max14577)
0387 return -ENOMEM;
0388
0389 i2c_set_clientdata(i2c, max14577);
0390 max14577->dev = &i2c->dev;
0391 max14577->i2c = i2c;
0392 max14577->irq = i2c->irq;
0393
0394 max14577->regmap = devm_regmap_init_i2c(i2c,
0395 &max14577_muic_regmap_config);
0396 if (IS_ERR(max14577->regmap)) {
0397 ret = PTR_ERR(max14577->regmap);
0398 dev_err(max14577->dev, "Failed to allocate register map: %d\n",
0399 ret);
0400 return ret;
0401 }
0402
0403 if (np) {
0404 const struct of_device_id *of_id;
0405
0406 of_id = of_match_device(max14577_dt_match, &i2c->dev);
0407 if (of_id)
0408 max14577->dev_type =
0409 (enum maxim_device_type)of_id->data;
0410 } else {
0411 max14577->dev_type = id->driver_data;
0412 }
0413
0414 max14577_print_dev_type(max14577);
0415
0416 switch (max14577->dev_type) {
0417 case MAXIM_DEVICE_TYPE_MAX77836:
0418 irq_chip = &max77836_muic_irq_chip;
0419 mfd_devs = max77836_devs;
0420 mfd_devs_size = ARRAY_SIZE(max77836_devs);
0421 irq_flags = IRQF_ONESHOT | IRQF_SHARED;
0422 break;
0423 case MAXIM_DEVICE_TYPE_MAX14577:
0424 default:
0425 irq_chip = &max14577_irq_chip;
0426 mfd_devs = max14577_devs;
0427 mfd_devs_size = ARRAY_SIZE(max14577_devs);
0428 irq_flags = IRQF_ONESHOT;
0429 break;
0430 }
0431
0432 ret = regmap_add_irq_chip(max14577->regmap, max14577->irq,
0433 irq_flags, 0, irq_chip,
0434 &max14577->irq_data);
0435 if (ret != 0) {
0436 dev_err(&i2c->dev, "Failed to request IRQ %d: %d\n",
0437 max14577->irq, ret);
0438 return ret;
0439 }
0440
0441
0442 if (max14577->dev_type == MAXIM_DEVICE_TYPE_MAX77836) {
0443 ret = max77836_init(max14577);
0444 if (ret < 0)
0445 goto err_max77836;
0446 }
0447
0448 ret = mfd_add_devices(max14577->dev, -1, mfd_devs,
0449 mfd_devs_size, NULL, 0, NULL);
0450 if (ret < 0)
0451 goto err_mfd;
0452
0453 device_init_wakeup(max14577->dev, 1);
0454
0455 return 0;
0456
0457 err_mfd:
0458 if (max14577->dev_type == MAXIM_DEVICE_TYPE_MAX77836)
0459 max77836_remove(max14577);
0460 err_max77836:
0461 regmap_del_irq_chip(max14577->irq, max14577->irq_data);
0462
0463 return ret;
0464 }
0465
0466 static int max14577_i2c_remove(struct i2c_client *i2c)
0467 {
0468 struct max14577 *max14577 = i2c_get_clientdata(i2c);
0469
0470 mfd_remove_devices(max14577->dev);
0471 regmap_del_irq_chip(max14577->irq, max14577->irq_data);
0472 if (max14577->dev_type == MAXIM_DEVICE_TYPE_MAX77836)
0473 max77836_remove(max14577);
0474
0475 return 0;
0476 }
0477
0478 static const struct i2c_device_id max14577_i2c_id[] = {
0479 { "max14577", MAXIM_DEVICE_TYPE_MAX14577, },
0480 { "max77836", MAXIM_DEVICE_TYPE_MAX77836, },
0481 { }
0482 };
0483 MODULE_DEVICE_TABLE(i2c, max14577_i2c_id);
0484
0485 #ifdef CONFIG_PM_SLEEP
0486 static int max14577_suspend(struct device *dev)
0487 {
0488 struct i2c_client *i2c = to_i2c_client(dev);
0489 struct max14577 *max14577 = i2c_get_clientdata(i2c);
0490
0491 if (device_may_wakeup(dev))
0492 enable_irq_wake(max14577->irq);
0493
0494
0495
0496
0497
0498
0499
0500
0501
0502 disable_irq(max14577->irq);
0503
0504 return 0;
0505 }
0506
0507 static int max14577_resume(struct device *dev)
0508 {
0509 struct i2c_client *i2c = to_i2c_client(dev);
0510 struct max14577 *max14577 = i2c_get_clientdata(i2c);
0511
0512 if (device_may_wakeup(dev))
0513 disable_irq_wake(max14577->irq);
0514 enable_irq(max14577->irq);
0515
0516 return 0;
0517 }
0518 #endif
0519
0520 static SIMPLE_DEV_PM_OPS(max14577_pm, max14577_suspend, max14577_resume);
0521
0522 static struct i2c_driver max14577_i2c_driver = {
0523 .driver = {
0524 .name = "max14577",
0525 .pm = &max14577_pm,
0526 .of_match_table = max14577_dt_match,
0527 },
0528 .probe = max14577_i2c_probe,
0529 .remove = max14577_i2c_remove,
0530 .id_table = max14577_i2c_id,
0531 };
0532
0533 static int __init max14577_i2c_init(void)
0534 {
0535 BUILD_BUG_ON(ARRAY_SIZE(max14577_i2c_id) != MAXIM_DEVICE_TYPE_NUM);
0536 BUILD_BUG_ON(ARRAY_SIZE(max14577_dt_match) != MAXIM_DEVICE_TYPE_NUM);
0537
0538
0539 BUILD_BUG_ON(ARRAY_SIZE(maxim_charger_currents) != MAXIM_DEVICE_TYPE_NUM);
0540
0541
0542 BUILD_BUG_ON(MAX14577_CHARGER_CURRENT_LIMIT_HIGH_START +
0543 MAX14577_CHARGER_CURRENT_LIMIT_HIGH_STEP * 0xf !=
0544 MAX14577_CHARGER_CURRENT_LIMIT_MAX);
0545 BUILD_BUG_ON(MAX14577_CHARGER_CURRENT_LIMIT_HIGH_STEP == 0);
0546
0547 BUILD_BUG_ON(MAX77836_CHARGER_CURRENT_LIMIT_HIGH_START +
0548 MAX77836_CHARGER_CURRENT_LIMIT_HIGH_STEP * 0xf !=
0549 MAX77836_CHARGER_CURRENT_LIMIT_MAX);
0550 BUILD_BUG_ON(MAX77836_CHARGER_CURRENT_LIMIT_HIGH_STEP == 0);
0551
0552 return i2c_add_driver(&max14577_i2c_driver);
0553 }
0554 module_init(max14577_i2c_init);
0555
0556 static void __exit max14577_i2c_exit(void)
0557 {
0558 i2c_del_driver(&max14577_i2c_driver);
0559 }
0560 module_exit(max14577_i2c_exit);
0561
0562 MODULE_AUTHOR("Chanwoo Choi <cw00.choi@samsung.com>, Krzysztof Kozlowski <krzk@kernel.org>");
0563 MODULE_DESCRIPTION("Maxim 14577/77836 multi-function core driver");
0564 MODULE_LICENSE("GPL");