0001
0002
0003
0004
0005
0006
0007
0008 #define STK1135_REG_GCTRL 0x000
0009 #define STK1135_REG_ICTRL 0x004
0010 #define STK1135_REG_IDATA 0x008
0011 #define STK1135_REG_RMCTL 0x00c
0012 #define STK1135_REG_POSVA 0x010
0013
0014 #define STK1135_REG_SENSO 0x018
0015 #define STK1135_REG_PLLFD 0x01c
0016
0017 #define STK1135_REG_SCTRL 0x100
0018 #define STK1135_REG_DCTRL 0x104
0019 #define STK1135_REG_CISPO 0x110
0020 #define STK1135_REG_CIEPO 0x114
0021 #define STK1135_REG_TCTRL 0x120
0022
0023 #define STK1135_REG_SICTL 0x200
0024 #define STK1135_REG_SBUSW 0x204
0025 #define STK1135_REG_SBUSR 0x208
0026 #define STK1135_REG_SCSI 0x20c
0027 #define STK1135_REG_GSBWP 0x210
0028 #define STK1135_REG_GSBRP 0x214
0029 #define STK1135_REG_ASIC 0x2fc
0030
0031 #define STK1135_REG_TMGEN 0x300
0032 #define STK1135_REG_TCP1 0x350
0033
0034 struct stk1135_pkt_header {
0035 u8 flags;
0036 u8 seq;
0037 __le16 gpio;
0038 } __packed;
0039
0040 #define STK1135_HDR_FRAME_START (1 << 7)
0041 #define STK1135_HDR_ODD (1 << 6)
0042 #define STK1135_HDR_I2C_VBLANK (1 << 5)
0043
0044 #define STK1135_HDR_SEQ_MASK 0x3f