0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014 #define BASE (1<<0)
0015 #define BASE_TYPES (BASE|F8MHZ|MTS|FM|INPUT1|INPUT2|INIT1)
0016
0017
0018 #define F8MHZ (1<<1)
0019
0020
0021
0022
0023
0024
0025
0026
0027 #define MTS (1<<2)
0028
0029
0030
0031
0032 #define D2620 (1<<3)
0033 #define D2633 (1<<4)
0034
0035
0036
0037
0038
0039 #define DTV6 (1 << 5)
0040 #define QAM (1 << 6)
0041 #define DTV7 (1<<7)
0042 #define DTV78 (1<<8)
0043 #define DTV8 (1<<9)
0044
0045 #define DTV_TYPES (D2620|D2633|DTV6|QAM|DTV7|DTV78|DTV8|ATSC)
0046
0047
0048 #define FM (1<<10)
0049
0050 #define STD_SPECIFIC_TYPES (MTS|FM|LCD|NOGD)
0051
0052
0053
0054
0055 #define INPUT1 (1<<11)
0056
0057
0058
0059
0060
0061
0062
0063 #define LCD (1<<12)
0064
0065
0066
0067
0068
0069 #define NOGD (1<<13)
0070
0071
0072 #define INIT1 (1<<14)
0073
0074
0075 #define MONO (1 << 15)
0076 #define ATSC (1 << 16)
0077 #define IF (1 << 17)
0078 #define LG60 (1 << 18)
0079 #define ATI638 (1 << 19)
0080 #define OREN538 (1 << 20)
0081 #define OREN36 (1 << 21)
0082 #define TOYOTA388 (1 << 22)
0083 #define TOYOTA794 (1 << 23)
0084 #define DIBCOM52 (1 << 24)
0085 #define ZARLINK456 (1 << 25)
0086 #define CHINA (1 << 26)
0087 #define F6MHZ (1 << 27)
0088 #define INPUT2 (1 << 28)
0089 #define SCODE (1 << 29)
0090
0091
0092 #define HAS_IF (1 << 30)
0093
0094
0095
0096
0097 #define SCODE_TYPES (SCODE | MTS)
0098
0099
0100
0101
0102
0103
0104
0105
0106
0107
0108 #define V4L2_STD_SECAM_K3 (0x04000000)
0109
0110
0111
0112 #define V4L2_STD_A2_A (1LL<<32)
0113 #define V4L2_STD_A2_B (1LL<<33)
0114 #define V4L2_STD_NICAM_A (1LL<<34)
0115 #define V4L2_STD_NICAM_B (1LL<<35)
0116 #define V4L2_STD_AM (1LL<<36)
0117 #define V4L2_STD_BTSC (1LL<<37)
0118 #define V4L2_STD_EIAJ (1LL<<38)
0119
0120 #define V4L2_STD_A2 (V4L2_STD_A2_A | V4L2_STD_A2_B)
0121 #define V4L2_STD_NICAM (V4L2_STD_NICAM_A | V4L2_STD_NICAM_B)
0122
0123
0124
0125
0126
0127 #define V4L2_STD_AUDIO (V4L2_STD_A2 | \
0128 V4L2_STD_NICAM | \
0129 V4L2_STD_AM | \
0130 V4L2_STD_BTSC | \
0131 V4L2_STD_EIAJ)
0132
0133
0134
0135 #define V4L2_STD_PAL_BG_A2_A (V4L2_STD_PAL_BG | V4L2_STD_A2_A)
0136 #define V4L2_STD_PAL_BG_A2_B (V4L2_STD_PAL_BG | V4L2_STD_A2_B)
0137 #define V4L2_STD_PAL_BG_NICAM_A (V4L2_STD_PAL_BG | V4L2_STD_NICAM_A)
0138 #define V4L2_STD_PAL_BG_NICAM_B (V4L2_STD_PAL_BG | V4L2_STD_NICAM_B)
0139 #define V4L2_STD_PAL_DK_A2 (V4L2_STD_PAL_DK | V4L2_STD_A2)
0140 #define V4L2_STD_PAL_DK_NICAM (V4L2_STD_PAL_DK | V4L2_STD_NICAM)
0141 #define V4L2_STD_SECAM_L_NICAM (V4L2_STD_SECAM_L | V4L2_STD_NICAM)
0142 #define V4L2_STD_SECAM_L_AM (V4L2_STD_SECAM_L | V4L2_STD_AM)