0001
0002
0003
0004
0005
0006
0007
0008 #ifndef __MAX2165_PRIV_H__
0009 #define __MAX2165_PRIV_H__
0010
0011 #define REG_NDIV_INT 0x00
0012 #define REG_NDIV_FRAC2 0x01
0013 #define REG_NDIV_FRAC1 0x02
0014 #define REG_NDIV_FRAC0 0x03
0015 #define REG_TRACK_FILTER 0x04
0016 #define REG_LNA 0x05
0017 #define REG_PLL_CFG 0x06
0018 #define REG_TEST 0x07
0019 #define REG_SHUTDOWN 0x08
0020 #define REG_VCO_CTRL 0x09
0021 #define REG_BASEBAND_CTRL 0x0A
0022 #define REG_DC_OFFSET_CTRL 0x0B
0023 #define REG_DC_OFFSET_DAC 0x0C
0024 #define REG_ROM_TABLE_ADDR 0x0D
0025
0026
0027 #define REG_ROM_TABLE_DATA 0x10
0028 #define REG_STATUS 0x11
0029 #define REG_AUTOTUNE 0x12
0030
0031 struct max2165_priv {
0032 struct max2165_config *config;
0033 struct i2c_adapter *i2c;
0034
0035 u32 frequency;
0036 u32 bandwidth;
0037
0038 u8 tf_ntch_low_cfg;
0039 u8 tf_ntch_hi_cfg;
0040 u8 tf_balun_low_ref;
0041 u8 tf_balun_hi_ref;
0042 u8 bb_filter_7mhz_cfg;
0043 u8 bb_filter_8mhz_cfg;
0044 };
0045
0046 #endif