![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 /* 0003 * Copyright 2014-2015 Cisco Systems, Inc. and/or its affiliates. 0004 * All rights reserved. 0005 */ 0006 0007 #ifndef M00460_EVCNT_MEMMAP_PACKAGE_H 0008 #define M00460_EVCNT_MEMMAP_PACKAGE_H 0009 0010 /******************************************************************* 0011 * Register Block 0012 * M00460_EVCNT_MEMMAP_PACKAGE_VHD_REGMAP 0013 *******************************************************************/ 0014 struct m00460_evcnt_regmap { 0015 uint32_t control; /* Reg 0x0000, Default=0x0 */ 0016 uint32_t count; /* Reg 0x0004 */ 0017 }; 0018 0019 #define M00460_EVCNT_REG_CONTROL_OFST 0 0020 #define M00460_EVCNT_REG_COUNT_OFST 4 0021 0022 /******************************************************************* 0023 * Bit Mask for register 0024 * M00460_EVCNT_MEMMAP_PACKAGE_VHD_BITMAP 0025 *******************************************************************/ 0026 /* control [1:0] */ 0027 #define M00460_CONTROL_BITMAP_ENABLE_OFST (0) 0028 #define M00460_CONTROL_BITMAP_ENABLE_MSK (0x1 << M00460_CONTROL_BITMAP_ENABLE_OFST) 0029 #define M00460_CONTROL_BITMAP_CLEAR_OFST (1) 0030 #define M00460_CONTROL_BITMAP_CLEAR_MSK (0x1 << M00460_CONTROL_BITMAP_CLEAR_OFST) 0031 0032 #endif /*M00460_EVCNT_MEMMAP_PACKAGE_H*/
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |