0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011 #ifndef ST_LSM6DSX_H
0012 #define ST_LSM6DSX_H
0013
0014 #include <linux/device.h>
0015 #include <linux/iio/iio.h>
0016 #include <linux/regulator/consumer.h>
0017
0018 #define ST_LSM6DS3_DEV_NAME "lsm6ds3"
0019 #define ST_LSM6DS3H_DEV_NAME "lsm6ds3h"
0020 #define ST_LSM6DSL_DEV_NAME "lsm6dsl"
0021 #define ST_LSM6DSM_DEV_NAME "lsm6dsm"
0022 #define ST_ISM330DLC_DEV_NAME "ism330dlc"
0023 #define ST_LSM6DSO_DEV_NAME "lsm6dso"
0024 #define ST_ASM330LHH_DEV_NAME "asm330lhh"
0025 #define ST_LSM6DSOX_DEV_NAME "lsm6dsox"
0026 #define ST_LSM6DSR_DEV_NAME "lsm6dsr"
0027 #define ST_LSM6DS3TRC_DEV_NAME "lsm6ds3tr-c"
0028 #define ST_ISM330DHCX_DEV_NAME "ism330dhcx"
0029 #define ST_LSM9DS1_DEV_NAME "lsm9ds1-imu"
0030 #define ST_LSM6DS0_DEV_NAME "lsm6ds0"
0031 #define ST_LSM6DSRX_DEV_NAME "lsm6dsrx"
0032 #define ST_LSM6DST_DEV_NAME "lsm6dst"
0033 #define ST_LSM6DSOP_DEV_NAME "lsm6dsop"
0034 #define ST_ASM330LHHX_DEV_NAME "asm330lhhx"
0035
0036 enum st_lsm6dsx_hw_id {
0037 ST_LSM6DS3_ID,
0038 ST_LSM6DS3H_ID,
0039 ST_LSM6DSL_ID,
0040 ST_LSM6DSM_ID,
0041 ST_ISM330DLC_ID,
0042 ST_LSM6DSO_ID,
0043 ST_ASM330LHH_ID,
0044 ST_LSM6DSOX_ID,
0045 ST_LSM6DSR_ID,
0046 ST_LSM6DS3TRC_ID,
0047 ST_ISM330DHCX_ID,
0048 ST_LSM9DS1_ID,
0049 ST_LSM6DS0_ID,
0050 ST_LSM6DSRX_ID,
0051 ST_LSM6DST_ID,
0052 ST_LSM6DSOP_ID,
0053 ST_ASM330LHHX_ID,
0054 ST_LSM6DSX_MAX_ID,
0055 };
0056
0057 #define ST_LSM6DSX_BUFF_SIZE 512
0058 #define ST_LSM6DSX_CHAN_SIZE 2
0059 #define ST_LSM6DSX_SAMPLE_SIZE 6
0060 #define ST_LSM6DSX_TAG_SIZE 1
0061 #define ST_LSM6DSX_TAGGED_SAMPLE_SIZE (ST_LSM6DSX_SAMPLE_SIZE + \
0062 ST_LSM6DSX_TAG_SIZE)
0063 #define ST_LSM6DSX_MAX_WORD_LEN ((32 / ST_LSM6DSX_SAMPLE_SIZE) * \
0064 ST_LSM6DSX_SAMPLE_SIZE)
0065 #define ST_LSM6DSX_MAX_TAGGED_WORD_LEN ((32 / ST_LSM6DSX_TAGGED_SAMPLE_SIZE) \
0066 * ST_LSM6DSX_TAGGED_SAMPLE_SIZE)
0067 #define ST_LSM6DSX_SHIFT_VAL(val, mask) (((val) << __ffs(mask)) & (mask))
0068
0069 #define ST_LSM6DSX_CHANNEL_ACC(chan_type, addr, mod, scan_idx) \
0070 { \
0071 .type = chan_type, \
0072 .address = addr, \
0073 .modified = 1, \
0074 .channel2 = mod, \
0075 .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \
0076 .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE), \
0077 .info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ), \
0078 .scan_index = scan_idx, \
0079 .scan_type = { \
0080 .sign = 's', \
0081 .realbits = 16, \
0082 .storagebits = 16, \
0083 .endianness = IIO_LE, \
0084 }, \
0085 .event_spec = &st_lsm6dsx_event, \
0086 .ext_info = st_lsm6dsx_accel_ext_info, \
0087 .num_event_specs = 1, \
0088 }
0089
0090 #define ST_LSM6DSX_CHANNEL(chan_type, addr, mod, scan_idx) \
0091 { \
0092 .type = chan_type, \
0093 .address = addr, \
0094 .modified = 1, \
0095 .channel2 = mod, \
0096 .info_mask_separate = BIT(IIO_CHAN_INFO_RAW), \
0097 .info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE), \
0098 .info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ), \
0099 .scan_index = scan_idx, \
0100 .scan_type = { \
0101 .sign = 's', \
0102 .realbits = 16, \
0103 .storagebits = 16, \
0104 .endianness = IIO_LE, \
0105 }, \
0106 }
0107
0108 struct st_lsm6dsx_reg {
0109 u8 addr;
0110 u8 mask;
0111 };
0112
0113 struct st_lsm6dsx_sensor;
0114 struct st_lsm6dsx_hw;
0115
0116 struct st_lsm6dsx_odr {
0117 u32 milli_hz;
0118 u8 val;
0119 };
0120
0121 #define ST_LSM6DSX_ODR_LIST_SIZE 8
0122 struct st_lsm6dsx_odr_table_entry {
0123 struct st_lsm6dsx_reg reg;
0124
0125 struct st_lsm6dsx_odr odr_avl[ST_LSM6DSX_ODR_LIST_SIZE];
0126 int odr_len;
0127 };
0128
0129 struct st_lsm6dsx_fs {
0130 u32 gain;
0131 u8 val;
0132 };
0133
0134 #define ST_LSM6DSX_FS_LIST_SIZE 4
0135 struct st_lsm6dsx_fs_table_entry {
0136 struct st_lsm6dsx_reg reg;
0137
0138 struct st_lsm6dsx_fs fs_avl[ST_LSM6DSX_FS_LIST_SIZE];
0139 int fs_len;
0140 };
0141
0142
0143
0144
0145
0146
0147
0148
0149
0150
0151 struct st_lsm6dsx_fifo_ops {
0152 int (*update_fifo)(struct st_lsm6dsx_sensor *sensor, bool enable);
0153 int (*read_fifo)(struct st_lsm6dsx_hw *hw);
0154 struct {
0155 u8 addr;
0156 u16 mask;
0157 } fifo_th;
0158 struct {
0159 u8 addr;
0160 u16 mask;
0161 } fifo_diff;
0162 u16 max_size;
0163 u8 th_wl;
0164 };
0165
0166
0167
0168
0169
0170
0171
0172
0173
0174 struct st_lsm6dsx_hw_ts_settings {
0175 struct st_lsm6dsx_reg timer_en;
0176 struct st_lsm6dsx_reg hr_timer;
0177 struct st_lsm6dsx_reg fifo_en;
0178 struct st_lsm6dsx_reg decimator;
0179 u8 freq_fine;
0180 };
0181
0182
0183
0184
0185
0186
0187
0188
0189
0190
0191
0192
0193
0194
0195
0196
0197 struct st_lsm6dsx_shub_settings {
0198 struct st_lsm6dsx_reg page_mux;
0199 struct {
0200 bool sec_page;
0201 u8 addr;
0202 u8 mask;
0203 } master_en;
0204 struct {
0205 bool sec_page;
0206 u8 addr;
0207 u8 mask;
0208 } pullup_en;
0209 struct st_lsm6dsx_reg aux_sens;
0210 struct st_lsm6dsx_reg wr_once;
0211 struct st_lsm6dsx_reg emb_func;
0212 u8 num_ext_dev;
0213 struct {
0214 bool sec_page;
0215 u8 addr;
0216 } shub_out;
0217 u8 slv0_addr;
0218 u8 dw_slv0_addr;
0219 u8 batch_en;
0220 u8 pause;
0221 };
0222
0223 struct st_lsm6dsx_event_settings {
0224 struct st_lsm6dsx_reg enable_reg;
0225 struct st_lsm6dsx_reg wakeup_reg;
0226 u8 wakeup_src_reg;
0227 u8 wakeup_src_status_mask;
0228 u8 wakeup_src_z_mask;
0229 u8 wakeup_src_y_mask;
0230 u8 wakeup_src_x_mask;
0231 };
0232
0233 enum st_lsm6dsx_ext_sensor_id {
0234 ST_LSM6DSX_ID_MAGN,
0235 };
0236
0237
0238
0239
0240
0241
0242
0243
0244
0245
0246
0247
0248
0249
0250 struct st_lsm6dsx_ext_dev_settings {
0251 u8 i2c_addr[2];
0252 struct {
0253 u8 addr;
0254 u8 val;
0255 } wai;
0256 enum st_lsm6dsx_ext_sensor_id id;
0257 struct st_lsm6dsx_odr_table_entry odr_table;
0258 struct st_lsm6dsx_fs_table_entry fs_table;
0259 struct st_lsm6dsx_reg temp_comp;
0260 struct {
0261 struct st_lsm6dsx_reg reg;
0262 u8 off_val;
0263 u8 on_val;
0264 } pwr_table;
0265 struct st_lsm6dsx_reg off_canc;
0266 struct st_lsm6dsx_reg bdu;
0267 struct {
0268 u8 addr;
0269 u8 len;
0270 } out;
0271 };
0272
0273
0274
0275
0276
0277
0278
0279
0280
0281
0282
0283
0284
0285
0286
0287
0288
0289
0290 struct st_lsm6dsx_settings {
0291 struct st_lsm6dsx_reg reset;
0292 struct st_lsm6dsx_reg boot;
0293 struct st_lsm6dsx_reg bdu;
0294 struct {
0295 enum st_lsm6dsx_hw_id hw_id;
0296 const char *name;
0297 u8 wai;
0298 } id[ST_LSM6DSX_MAX_ID];
0299 struct {
0300 const struct iio_chan_spec *chan;
0301 int len;
0302 } channels[2];
0303 struct {
0304 struct st_lsm6dsx_reg irq1;
0305 struct st_lsm6dsx_reg irq2;
0306 struct st_lsm6dsx_reg irq1_func;
0307 struct st_lsm6dsx_reg irq2_func;
0308 struct st_lsm6dsx_reg lir;
0309 struct st_lsm6dsx_reg clear_on_read;
0310 struct st_lsm6dsx_reg hla;
0311 struct st_lsm6dsx_reg od;
0312 } irq_config;
0313 struct st_lsm6dsx_reg drdy_mask;
0314 struct st_lsm6dsx_odr_table_entry odr_table[2];
0315 struct st_lsm6dsx_fs_table_entry fs_table[2];
0316 struct st_lsm6dsx_reg decimator[ST_LSM6DSX_MAX_ID];
0317 struct st_lsm6dsx_reg batch[ST_LSM6DSX_MAX_ID];
0318 struct st_lsm6dsx_fifo_ops fifo_ops;
0319 struct st_lsm6dsx_hw_ts_settings ts_settings;
0320 struct st_lsm6dsx_shub_settings shub_settings;
0321 struct st_lsm6dsx_event_settings event_settings;
0322 };
0323
0324 enum st_lsm6dsx_sensor_id {
0325 ST_LSM6DSX_ID_GYRO,
0326 ST_LSM6DSX_ID_ACC,
0327 ST_LSM6DSX_ID_EXT0,
0328 ST_LSM6DSX_ID_EXT1,
0329 ST_LSM6DSX_ID_EXT2,
0330 ST_LSM6DSX_ID_MAX,
0331 };
0332
0333 enum st_lsm6dsx_fifo_mode {
0334 ST_LSM6DSX_FIFO_BYPASS = 0x0,
0335 ST_LSM6DSX_FIFO_CONT = 0x6,
0336 };
0337
0338
0339
0340
0341
0342
0343
0344
0345
0346
0347
0348
0349
0350
0351 struct st_lsm6dsx_sensor {
0352 char name[32];
0353 enum st_lsm6dsx_sensor_id id;
0354 struct st_lsm6dsx_hw *hw;
0355
0356 u32 gain;
0357 u32 odr;
0358
0359 u16 watermark;
0360 u8 decimator;
0361 u8 sip;
0362 s64 ts_ref;
0363
0364 struct {
0365 const struct st_lsm6dsx_ext_dev_settings *settings;
0366 u32 slv_odr;
0367 u8 addr;
0368 } ext_info;
0369 };
0370
0371
0372
0373
0374
0375
0376
0377
0378
0379
0380
0381
0382
0383
0384
0385
0386
0387
0388
0389
0390
0391
0392
0393
0394
0395 struct st_lsm6dsx_hw {
0396 struct device *dev;
0397 struct regmap *regmap;
0398 struct regulator_bulk_data regulators[2];
0399 int irq;
0400
0401 struct mutex fifo_lock;
0402 struct mutex conf_lock;
0403 struct mutex page_lock;
0404
0405 u8 suspend_mask;
0406 u8 enable_mask;
0407 u8 fifo_mask;
0408 s64 ts_gain;
0409 u8 ts_sip;
0410 u8 sip;
0411
0412 const struct st_lsm6dsx_reg *irq_routing;
0413 u8 event_threshold;
0414 u8 enable_event;
0415
0416 u8 *buff;
0417
0418 struct iio_dev *iio_devs[ST_LSM6DSX_ID_MAX];
0419
0420 const struct st_lsm6dsx_settings *settings;
0421
0422 struct iio_mount_matrix orientation;
0423
0424 struct {
0425 __le16 channels[3];
0426 s64 ts __aligned(8);
0427 } scan[3];
0428 };
0429
0430 static __maybe_unused const struct iio_event_spec st_lsm6dsx_event = {
0431 .type = IIO_EV_TYPE_THRESH,
0432 .dir = IIO_EV_DIR_EITHER,
0433 .mask_separate = BIT(IIO_EV_INFO_VALUE) |
0434 BIT(IIO_EV_INFO_ENABLE)
0435 };
0436
0437 static __maybe_unused const unsigned long st_lsm6dsx_available_scan_masks[] = {
0438 0x7, 0x0,
0439 };
0440
0441 extern const struct dev_pm_ops st_lsm6dsx_pm_ops;
0442
0443 int st_lsm6dsx_probe(struct device *dev, int irq, int hw_id,
0444 struct regmap *regmap);
0445 int st_lsm6dsx_sensor_set_enable(struct st_lsm6dsx_sensor *sensor,
0446 bool enable);
0447 int st_lsm6dsx_fifo_setup(struct st_lsm6dsx_hw *hw);
0448 int st_lsm6dsx_set_watermark(struct iio_dev *iio_dev, unsigned int val);
0449 int st_lsm6dsx_update_watermark(struct st_lsm6dsx_sensor *sensor,
0450 u16 watermark);
0451 int st_lsm6dsx_update_fifo(struct st_lsm6dsx_sensor *sensor, bool enable);
0452 int st_lsm6dsx_flush_fifo(struct st_lsm6dsx_hw *hw);
0453 int st_lsm6dsx_resume_fifo(struct st_lsm6dsx_hw *hw);
0454 int st_lsm6dsx_read_fifo(struct st_lsm6dsx_hw *hw);
0455 int st_lsm6dsx_read_tagged_fifo(struct st_lsm6dsx_hw *hw);
0456 int st_lsm6dsx_check_odr(struct st_lsm6dsx_sensor *sensor, u32 odr, u8 *val);
0457 int st_lsm6dsx_shub_probe(struct st_lsm6dsx_hw *hw, const char *name);
0458 int st_lsm6dsx_shub_set_enable(struct st_lsm6dsx_sensor *sensor, bool enable);
0459 int st_lsm6dsx_set_page(struct st_lsm6dsx_hw *hw, bool enable);
0460
0461 static inline int
0462 st_lsm6dsx_update_bits_locked(struct st_lsm6dsx_hw *hw, unsigned int addr,
0463 unsigned int mask, unsigned int val)
0464 {
0465 int err;
0466
0467 mutex_lock(&hw->page_lock);
0468 err = regmap_update_bits(hw->regmap, addr, mask, val);
0469 mutex_unlock(&hw->page_lock);
0470
0471 return err;
0472 }
0473
0474 static inline int
0475 st_lsm6dsx_read_locked(struct st_lsm6dsx_hw *hw, unsigned int addr,
0476 void *val, unsigned int len)
0477 {
0478 int err;
0479
0480 mutex_lock(&hw->page_lock);
0481 err = regmap_bulk_read(hw->regmap, addr, val, len);
0482 mutex_unlock(&hw->page_lock);
0483
0484 return err;
0485 }
0486
0487 static inline int
0488 st_lsm6dsx_write_locked(struct st_lsm6dsx_hw *hw, unsigned int addr,
0489 unsigned int val)
0490 {
0491 int err;
0492
0493 mutex_lock(&hw->page_lock);
0494 err = regmap_write(hw->regmap, addr, val);
0495 mutex_unlock(&hw->page_lock);
0496
0497 return err;
0498 }
0499
0500 static inline const struct iio_mount_matrix *
0501 st_lsm6dsx_get_mount_matrix(const struct iio_dev *iio_dev,
0502 const struct iio_chan_spec *chan)
0503 {
0504 struct st_lsm6dsx_sensor *sensor = iio_priv(iio_dev);
0505 struct st_lsm6dsx_hw *hw = sensor->hw;
0506
0507 return &hw->orientation;
0508 }
0509
0510 static const
0511 struct iio_chan_spec_ext_info __maybe_unused st_lsm6dsx_accel_ext_info[] = {
0512 IIO_MOUNT_MATRIX(IIO_SHARED_BY_ALL, st_lsm6dsx_get_mount_matrix),
0513 { }
0514 };
0515
0516 #endif