Back to home page

OSCL-LXR
 
 

     

0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * X-Gene SLIMpro I2C Driver
0004  *
0005  * Copyright (c) 2014, Applied Micro Circuits Corporation
0006  * Author: Feng Kan <fkan@apm.com>
0007  * Author: Hieu Le <hnle@apm.com>
0008  *
0009  * This driver provides support for X-Gene SLIMpro I2C device access
0010  * using the APM X-Gene SLIMpro mailbox driver.
0011  */
0012 #include <acpi/pcc.h>
0013 #include <linux/acpi.h>
0014 #include <linux/dma-mapping.h>
0015 #include <linux/i2c.h>
0016 #include <linux/interrupt.h>
0017 #include <linux/io.h>
0018 #include <linux/mailbox_client.h>
0019 #include <linux/module.h>
0020 #include <linux/of.h>
0021 #include <linux/platform_device.h>
0022 
0023 #define MAILBOX_OP_TIMEOUT      1000    /* Operation time out in ms */
0024 #define MAILBOX_I2C_INDEX       0
0025 #define SLIMPRO_IIC_BUS         1   /* Use I2C bus 1 only */
0026 
0027 #define SMBUS_CMD_LEN           1
0028 #define BYTE_DATA           1
0029 #define WORD_DATA           2
0030 #define BLOCK_DATA          3
0031 
0032 #define SLIMPRO_IIC_I2C_PROTOCOL    0
0033 #define SLIMPRO_IIC_SMB_PROTOCOL    1
0034 
0035 #define SLIMPRO_IIC_READ        0
0036 #define SLIMPRO_IIC_WRITE       1
0037 
0038 #define IIC_SMB_WITHOUT_DATA_LEN    0
0039 #define IIC_SMB_WITH_DATA_LEN       1
0040 
0041 #define SLIMPRO_DEBUG_MSG       0
0042 #define SLIMPRO_MSG_TYPE_SHIFT      28
0043 #define SLIMPRO_DBG_SUBTYPE_I2C1READ    4
0044 #define SLIMPRO_DBGMSG_TYPE_SHIFT   24
0045 #define SLIMPRO_DBGMSG_TYPE_MASK    0x0F000000U
0046 #define SLIMPRO_IIC_DEV_SHIFT       23
0047 #define SLIMPRO_IIC_DEV_MASK        0x00800000U
0048 #define SLIMPRO_IIC_DEVID_SHIFT     13
0049 #define SLIMPRO_IIC_DEVID_MASK      0x007FE000U
0050 #define SLIMPRO_IIC_RW_SHIFT        12
0051 #define SLIMPRO_IIC_RW_MASK     0x00001000U
0052 #define SLIMPRO_IIC_PROTO_SHIFT     11
0053 #define SLIMPRO_IIC_PROTO_MASK      0x00000800U
0054 #define SLIMPRO_IIC_ADDRLEN_SHIFT   8
0055 #define SLIMPRO_IIC_ADDRLEN_MASK    0x00000700U
0056 #define SLIMPRO_IIC_DATALEN_SHIFT   0
0057 #define SLIMPRO_IIC_DATALEN_MASK    0x000000FFU
0058 
0059 /*
0060  * SLIMpro I2C message encode
0061  *
0062  * dev      - Controller number (0-based)
0063  * chip     - I2C chip address
0064  * op       - SLIMPRO_IIC_READ or SLIMPRO_IIC_WRITE
0065  * proto    - SLIMPRO_IIC_SMB_PROTOCOL or SLIMPRO_IIC_I2C_PROTOCOL
0066  * addrlen  - Length of the address field
0067  * datalen  - Length of the data field
0068  */
0069 #define SLIMPRO_IIC_ENCODE_MSG(dev, chip, op, proto, addrlen, datalen) \
0070     ((SLIMPRO_DEBUG_MSG << SLIMPRO_MSG_TYPE_SHIFT) | \
0071     ((SLIMPRO_DBG_SUBTYPE_I2C1READ << SLIMPRO_DBGMSG_TYPE_SHIFT) & \
0072     SLIMPRO_DBGMSG_TYPE_MASK) | \
0073     ((dev << SLIMPRO_IIC_DEV_SHIFT) & SLIMPRO_IIC_DEV_MASK) | \
0074     ((chip << SLIMPRO_IIC_DEVID_SHIFT) & SLIMPRO_IIC_DEVID_MASK) | \
0075     ((op << SLIMPRO_IIC_RW_SHIFT) & SLIMPRO_IIC_RW_MASK) | \
0076     ((proto << SLIMPRO_IIC_PROTO_SHIFT) & SLIMPRO_IIC_PROTO_MASK) | \
0077     ((addrlen << SLIMPRO_IIC_ADDRLEN_SHIFT) & SLIMPRO_IIC_ADDRLEN_MASK) | \
0078     ((datalen << SLIMPRO_IIC_DATALEN_SHIFT) & SLIMPRO_IIC_DATALEN_MASK))
0079 
0080 #define SLIMPRO_MSG_TYPE(v)             (((v) & 0xF0000000) >> 28)
0081 
0082 /*
0083  * Encode for upper address for block data
0084  */
0085 #define SLIMPRO_IIC_ENCODE_FLAG_BUFADDR         0x80000000
0086 #define SLIMPRO_IIC_ENCODE_FLAG_WITH_DATA_LEN(a)    ((u32) (((a) << 30) \
0087                                 & 0x40000000))
0088 #define SLIMPRO_IIC_ENCODE_UPPER_BUFADDR(a)     ((u32) (((a) >> 12) \
0089                                 & 0x3FF00000))
0090 #define SLIMPRO_IIC_ENCODE_ADDR(a)          ((a) & 0x000FFFFF)
0091 
0092 #define SLIMPRO_IIC_MSG_DWORD_COUNT         3
0093 
0094 /* PCC related defines */
0095 #define PCC_SIGNATURE           0x50424300
0096 #define PCC_STS_CMD_COMPLETE        BIT(0)
0097 #define PCC_STS_SCI_DOORBELL        BIT(1)
0098 #define PCC_STS_ERR         BIT(2)
0099 #define PCC_STS_PLAT_NOTIFY     BIT(3)
0100 #define PCC_CMD_GENERATE_DB_INT     BIT(15)
0101 
0102 struct slimpro_i2c_dev {
0103     struct i2c_adapter adapter;
0104     struct device *dev;
0105     struct mbox_chan *mbox_chan;
0106     struct pcc_mbox_chan *pcc_chan;
0107     struct mbox_client mbox_client;
0108     int mbox_idx;
0109     struct completion rd_complete;
0110     u8 dma_buffer[I2C_SMBUS_BLOCK_MAX + 1]; /* dma_buffer[0] is used for length */
0111     u32 *resp_msg;
0112     phys_addr_t comm_base_addr;
0113     void *pcc_comm_addr;
0114 };
0115 
0116 #define to_slimpro_i2c_dev(cl)  \
0117         container_of(cl, struct slimpro_i2c_dev, mbox_client)
0118 
0119 enum slimpro_i2c_version {
0120     XGENE_SLIMPRO_I2C_V1 = 0,
0121     XGENE_SLIMPRO_I2C_V2 = 1,
0122 };
0123 
0124 /*
0125  * This function tests and clears a bitmask then returns its old value
0126  */
0127 static u16 xgene_word_tst_and_clr(u16 *addr, u16 mask)
0128 {
0129     u16 ret, val;
0130 
0131     val = le16_to_cpu(READ_ONCE(*addr));
0132     ret = val & mask;
0133     val &= ~mask;
0134     WRITE_ONCE(*addr, cpu_to_le16(val));
0135 
0136     return ret;
0137 }
0138 
0139 static void slimpro_i2c_rx_cb(struct mbox_client *cl, void *mssg)
0140 {
0141     struct slimpro_i2c_dev *ctx = to_slimpro_i2c_dev(cl);
0142 
0143     /*
0144      * Response message format:
0145      * mssg[0] is the return code of the operation
0146      * mssg[1] is the first data word
0147      * mssg[2] is NOT used
0148      */
0149     if (ctx->resp_msg)
0150         *ctx->resp_msg = ((u32 *)mssg)[1];
0151 
0152     if (ctx->mbox_client.tx_block)
0153         complete(&ctx->rd_complete);
0154 }
0155 
0156 static void slimpro_i2c_pcc_rx_cb(struct mbox_client *cl, void *msg)
0157 {
0158     struct slimpro_i2c_dev *ctx = to_slimpro_i2c_dev(cl);
0159     struct acpi_pcct_shared_memory *generic_comm_base = ctx->pcc_comm_addr;
0160 
0161     /* Check if platform sends interrupt */
0162     if (!xgene_word_tst_and_clr(&generic_comm_base->status,
0163                     PCC_STS_SCI_DOORBELL))
0164         return;
0165 
0166     if (xgene_word_tst_and_clr(&generic_comm_base->status,
0167                    PCC_STS_CMD_COMPLETE)) {
0168         msg = generic_comm_base + 1;
0169 
0170         /* Response message msg[1] contains the return value. */
0171         if (ctx->resp_msg)
0172             *ctx->resp_msg = ((u32 *)msg)[1];
0173 
0174         complete(&ctx->rd_complete);
0175     }
0176 }
0177 
0178 static void slimpro_i2c_pcc_tx_prepare(struct slimpro_i2c_dev *ctx, u32 *msg)
0179 {
0180     struct acpi_pcct_shared_memory *generic_comm_base = ctx->pcc_comm_addr;
0181     u32 *ptr = (void *)(generic_comm_base + 1);
0182     u16 status;
0183     int i;
0184 
0185     WRITE_ONCE(generic_comm_base->signature,
0186            cpu_to_le32(PCC_SIGNATURE | ctx->mbox_idx));
0187 
0188     WRITE_ONCE(generic_comm_base->command,
0189            cpu_to_le16(SLIMPRO_MSG_TYPE(msg[0]) | PCC_CMD_GENERATE_DB_INT));
0190 
0191     status = le16_to_cpu(READ_ONCE(generic_comm_base->status));
0192     status &= ~PCC_STS_CMD_COMPLETE;
0193     WRITE_ONCE(generic_comm_base->status, cpu_to_le16(status));
0194 
0195     /* Copy the message to the PCC comm space */
0196     for (i = 0; i < SLIMPRO_IIC_MSG_DWORD_COUNT; i++)
0197         WRITE_ONCE(ptr[i], cpu_to_le32(msg[i]));
0198 }
0199 
0200 static int start_i2c_msg_xfer(struct slimpro_i2c_dev *ctx)
0201 {
0202     if (ctx->mbox_client.tx_block || !acpi_disabled) {
0203         if (!wait_for_completion_timeout(&ctx->rd_complete,
0204                          msecs_to_jiffies(MAILBOX_OP_TIMEOUT)))
0205             return -ETIMEDOUT;
0206     }
0207 
0208     /* Check of invalid data or no device */
0209     if (*ctx->resp_msg == 0xffffffff)
0210         return -ENODEV;
0211 
0212     return 0;
0213 }
0214 
0215 static int slimpro_i2c_send_msg(struct slimpro_i2c_dev *ctx,
0216                 u32 *msg,
0217                 u32 *data)
0218 {
0219     int rc;
0220 
0221     ctx->resp_msg = data;
0222 
0223     if (!acpi_disabled) {
0224         reinit_completion(&ctx->rd_complete);
0225         slimpro_i2c_pcc_tx_prepare(ctx, msg);
0226     }
0227 
0228     rc = mbox_send_message(ctx->mbox_chan, msg);
0229     if (rc < 0)
0230         goto err;
0231 
0232     rc = start_i2c_msg_xfer(ctx);
0233 
0234 err:
0235     if (!acpi_disabled)
0236         mbox_chan_txdone(ctx->mbox_chan, 0);
0237 
0238     ctx->resp_msg = NULL;
0239 
0240     return rc;
0241 }
0242 
0243 static int slimpro_i2c_rd(struct slimpro_i2c_dev *ctx, u32 chip,
0244               u32 addr, u32 addrlen, u32 protocol,
0245               u32 readlen, u32 *data)
0246 {
0247     u32 msg[3];
0248 
0249     msg[0] = SLIMPRO_IIC_ENCODE_MSG(SLIMPRO_IIC_BUS, chip,
0250                     SLIMPRO_IIC_READ, protocol, addrlen, readlen);
0251     msg[1] = SLIMPRO_IIC_ENCODE_ADDR(addr);
0252     msg[2] = 0;
0253 
0254     return slimpro_i2c_send_msg(ctx, msg, data);
0255 }
0256 
0257 static int slimpro_i2c_wr(struct slimpro_i2c_dev *ctx, u32 chip,
0258               u32 addr, u32 addrlen, u32 protocol, u32 writelen,
0259               u32 data)
0260 {
0261     u32 msg[3];
0262 
0263     msg[0] = SLIMPRO_IIC_ENCODE_MSG(SLIMPRO_IIC_BUS, chip,
0264                     SLIMPRO_IIC_WRITE, protocol, addrlen, writelen);
0265     msg[1] = SLIMPRO_IIC_ENCODE_ADDR(addr);
0266     msg[2] = data;
0267 
0268     return slimpro_i2c_send_msg(ctx, msg, msg);
0269 }
0270 
0271 static int slimpro_i2c_blkrd(struct slimpro_i2c_dev *ctx, u32 chip, u32 addr,
0272                  u32 addrlen, u32 protocol, u32 readlen,
0273                  u32 with_data_len, void *data)
0274 {
0275     dma_addr_t paddr;
0276     u32 msg[3];
0277     int rc;
0278 
0279     paddr = dma_map_single(ctx->dev, ctx->dma_buffer, readlen, DMA_FROM_DEVICE);
0280     if (dma_mapping_error(ctx->dev, paddr)) {
0281         dev_err(&ctx->adapter.dev, "Error in mapping dma buffer %p\n",
0282             ctx->dma_buffer);
0283         return -ENOMEM;
0284     }
0285 
0286     msg[0] = SLIMPRO_IIC_ENCODE_MSG(SLIMPRO_IIC_BUS, chip, SLIMPRO_IIC_READ,
0287                     protocol, addrlen, readlen);
0288     msg[1] = SLIMPRO_IIC_ENCODE_FLAG_BUFADDR |
0289          SLIMPRO_IIC_ENCODE_FLAG_WITH_DATA_LEN(with_data_len) |
0290          SLIMPRO_IIC_ENCODE_UPPER_BUFADDR(paddr) |
0291          SLIMPRO_IIC_ENCODE_ADDR(addr);
0292     msg[2] = (u32)paddr;
0293 
0294     rc = slimpro_i2c_send_msg(ctx, msg, msg);
0295 
0296     /* Copy to destination */
0297     memcpy(data, ctx->dma_buffer, readlen);
0298 
0299     dma_unmap_single(ctx->dev, paddr, readlen, DMA_FROM_DEVICE);
0300     return rc;
0301 }
0302 
0303 static int slimpro_i2c_blkwr(struct slimpro_i2c_dev *ctx, u32 chip,
0304                  u32 addr, u32 addrlen, u32 protocol, u32 writelen,
0305                  void *data)
0306 {
0307     dma_addr_t paddr;
0308     u32 msg[3];
0309     int rc;
0310 
0311     memcpy(ctx->dma_buffer, data, writelen);
0312     paddr = dma_map_single(ctx->dev, ctx->dma_buffer, writelen,
0313                    DMA_TO_DEVICE);
0314     if (dma_mapping_error(ctx->dev, paddr)) {
0315         dev_err(&ctx->adapter.dev, "Error in mapping dma buffer %p\n",
0316             ctx->dma_buffer);
0317         return -ENOMEM;
0318     }
0319 
0320     msg[0] = SLIMPRO_IIC_ENCODE_MSG(SLIMPRO_IIC_BUS, chip, SLIMPRO_IIC_WRITE,
0321                     protocol, addrlen, writelen);
0322     msg[1] = SLIMPRO_IIC_ENCODE_FLAG_BUFADDR |
0323          SLIMPRO_IIC_ENCODE_UPPER_BUFADDR(paddr) |
0324          SLIMPRO_IIC_ENCODE_ADDR(addr);
0325     msg[2] = (u32)paddr;
0326 
0327     if (ctx->mbox_client.tx_block)
0328         reinit_completion(&ctx->rd_complete);
0329 
0330     rc = slimpro_i2c_send_msg(ctx, msg, msg);
0331 
0332     dma_unmap_single(ctx->dev, paddr, writelen, DMA_TO_DEVICE);
0333     return rc;
0334 }
0335 
0336 static int xgene_slimpro_i2c_xfer(struct i2c_adapter *adap, u16 addr,
0337                   unsigned short flags, char read_write,
0338                   u8 command, int size,
0339                   union i2c_smbus_data *data)
0340 {
0341     struct slimpro_i2c_dev *ctx = i2c_get_adapdata(adap);
0342     int ret = -EOPNOTSUPP;
0343     u32 val;
0344 
0345     switch (size) {
0346     case I2C_SMBUS_BYTE:
0347         if (read_write == I2C_SMBUS_READ) {
0348             ret = slimpro_i2c_rd(ctx, addr, 0, 0,
0349                          SLIMPRO_IIC_SMB_PROTOCOL,
0350                          BYTE_DATA, &val);
0351             data->byte = val;
0352         } else {
0353             ret = slimpro_i2c_wr(ctx, addr, command, SMBUS_CMD_LEN,
0354                          SLIMPRO_IIC_SMB_PROTOCOL,
0355                          0, 0);
0356         }
0357         break;
0358     case I2C_SMBUS_BYTE_DATA:
0359         if (read_write == I2C_SMBUS_READ) {
0360             ret = slimpro_i2c_rd(ctx, addr, command, SMBUS_CMD_LEN,
0361                          SLIMPRO_IIC_SMB_PROTOCOL,
0362                          BYTE_DATA, &val);
0363             data->byte = val;
0364         } else {
0365             val = data->byte;
0366             ret = slimpro_i2c_wr(ctx, addr, command, SMBUS_CMD_LEN,
0367                          SLIMPRO_IIC_SMB_PROTOCOL,
0368                          BYTE_DATA, val);
0369         }
0370         break;
0371     case I2C_SMBUS_WORD_DATA:
0372         if (read_write == I2C_SMBUS_READ) {
0373             ret = slimpro_i2c_rd(ctx, addr, command, SMBUS_CMD_LEN,
0374                          SLIMPRO_IIC_SMB_PROTOCOL,
0375                          WORD_DATA, &val);
0376             data->word = val;
0377         } else {
0378             val = data->word;
0379             ret = slimpro_i2c_wr(ctx, addr, command, SMBUS_CMD_LEN,
0380                          SLIMPRO_IIC_SMB_PROTOCOL,
0381                          WORD_DATA, val);
0382         }
0383         break;
0384     case I2C_SMBUS_BLOCK_DATA:
0385         if (read_write == I2C_SMBUS_READ) {
0386             ret = slimpro_i2c_blkrd(ctx, addr, command,
0387                         SMBUS_CMD_LEN,
0388                         SLIMPRO_IIC_SMB_PROTOCOL,
0389                         I2C_SMBUS_BLOCK_MAX + 1,
0390                         IIC_SMB_WITH_DATA_LEN,
0391                         &data->block[0]);
0392 
0393         } else {
0394             ret = slimpro_i2c_blkwr(ctx, addr, command,
0395                         SMBUS_CMD_LEN,
0396                         SLIMPRO_IIC_SMB_PROTOCOL,
0397                         data->block[0] + 1,
0398                         &data->block[0]);
0399         }
0400         break;
0401     case I2C_SMBUS_I2C_BLOCK_DATA:
0402         if (read_write == I2C_SMBUS_READ) {
0403             ret = slimpro_i2c_blkrd(ctx, addr,
0404                         command,
0405                         SMBUS_CMD_LEN,
0406                         SLIMPRO_IIC_I2C_PROTOCOL,
0407                         I2C_SMBUS_BLOCK_MAX,
0408                         IIC_SMB_WITHOUT_DATA_LEN,
0409                         &data->block[1]);
0410         } else {
0411             ret = slimpro_i2c_blkwr(ctx, addr, command,
0412                         SMBUS_CMD_LEN,
0413                         SLIMPRO_IIC_I2C_PROTOCOL,
0414                         data->block[0],
0415                         &data->block[1]);
0416         }
0417         break;
0418     default:
0419         break;
0420     }
0421     return ret;
0422 }
0423 
0424 /*
0425 * Return list of supported functionality.
0426 */
0427 static u32 xgene_slimpro_i2c_func(struct i2c_adapter *adapter)
0428 {
0429     return I2C_FUNC_SMBUS_BYTE |
0430         I2C_FUNC_SMBUS_BYTE_DATA |
0431         I2C_FUNC_SMBUS_WORD_DATA |
0432         I2C_FUNC_SMBUS_BLOCK_DATA |
0433         I2C_FUNC_SMBUS_I2C_BLOCK;
0434 }
0435 
0436 static const struct i2c_algorithm xgene_slimpro_i2c_algorithm = {
0437     .smbus_xfer = xgene_slimpro_i2c_xfer,
0438     .functionality = xgene_slimpro_i2c_func,
0439 };
0440 
0441 static int xgene_slimpro_i2c_probe(struct platform_device *pdev)
0442 {
0443     struct slimpro_i2c_dev *ctx;
0444     struct i2c_adapter *adapter;
0445     struct mbox_client *cl;
0446     int rc;
0447 
0448     ctx = devm_kzalloc(&pdev->dev, sizeof(*ctx), GFP_KERNEL);
0449     if (!ctx)
0450         return -ENOMEM;
0451 
0452     ctx->dev = &pdev->dev;
0453     platform_set_drvdata(pdev, ctx);
0454     cl = &ctx->mbox_client;
0455 
0456     /* Request mailbox channel */
0457     cl->dev = &pdev->dev;
0458     init_completion(&ctx->rd_complete);
0459     cl->tx_tout = MAILBOX_OP_TIMEOUT;
0460     cl->knows_txdone = false;
0461     if (acpi_disabled) {
0462         cl->tx_block = true;
0463         cl->rx_callback = slimpro_i2c_rx_cb;
0464         ctx->mbox_chan = mbox_request_channel(cl, MAILBOX_I2C_INDEX);
0465         if (IS_ERR(ctx->mbox_chan)) {
0466             dev_err(&pdev->dev, "i2c mailbox channel request failed\n");
0467             return PTR_ERR(ctx->mbox_chan);
0468         }
0469     } else {
0470         struct pcc_mbox_chan *pcc_chan;
0471         const struct acpi_device_id *acpi_id;
0472         int version = XGENE_SLIMPRO_I2C_V1;
0473 
0474         acpi_id = acpi_match_device(pdev->dev.driver->acpi_match_table,
0475                         &pdev->dev);
0476         if (!acpi_id)
0477             return -EINVAL;
0478 
0479         version = (int)acpi_id->driver_data;
0480 
0481         if (device_property_read_u32(&pdev->dev, "pcc-channel",
0482                          &ctx->mbox_idx))
0483             ctx->mbox_idx = MAILBOX_I2C_INDEX;
0484 
0485         cl->tx_block = false;
0486         cl->rx_callback = slimpro_i2c_pcc_rx_cb;
0487         pcc_chan = pcc_mbox_request_channel(cl, ctx->mbox_idx);
0488         if (IS_ERR(pcc_chan)) {
0489             dev_err(&pdev->dev, "PCC mailbox channel request failed\n");
0490             return PTR_ERR(pcc_chan);
0491         }
0492 
0493         ctx->pcc_chan = pcc_chan;
0494         ctx->mbox_chan = pcc_chan->mchan;
0495 
0496         if (!ctx->mbox_chan->mbox->txdone_irq) {
0497             dev_err(&pdev->dev, "PCC IRQ not supported\n");
0498             rc = -ENOENT;
0499             goto mbox_err;
0500         }
0501 
0502         /*
0503          * This is the shared communication region
0504          * for the OS and Platform to communicate over.
0505          */
0506         ctx->comm_base_addr = pcc_chan->shmem_base_addr;
0507         if (ctx->comm_base_addr) {
0508             if (version == XGENE_SLIMPRO_I2C_V2)
0509                 ctx->pcc_comm_addr = memremap(
0510                             ctx->comm_base_addr,
0511                             pcc_chan->shmem_size,
0512                             MEMREMAP_WT);
0513             else
0514                 ctx->pcc_comm_addr = memremap(
0515                             ctx->comm_base_addr,
0516                             pcc_chan->shmem_size,
0517                             MEMREMAP_WB);
0518         } else {
0519             dev_err(&pdev->dev, "Failed to get PCC comm region\n");
0520             rc = -ENOENT;
0521             goto mbox_err;
0522         }
0523 
0524         if (!ctx->pcc_comm_addr) {
0525             dev_err(&pdev->dev,
0526                 "Failed to ioremap PCC comm region\n");
0527             rc = -ENOMEM;
0528             goto mbox_err;
0529         }
0530     }
0531     rc = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
0532     if (rc)
0533         dev_warn(&pdev->dev, "Unable to set dma mask\n");
0534 
0535     /* Setup I2C adapter */
0536     adapter = &ctx->adapter;
0537     snprintf(adapter->name, sizeof(adapter->name), "MAILBOX I2C");
0538     adapter->algo = &xgene_slimpro_i2c_algorithm;
0539     adapter->class = I2C_CLASS_HWMON;
0540     adapter->dev.parent = &pdev->dev;
0541     adapter->dev.of_node = pdev->dev.of_node;
0542     ACPI_COMPANION_SET(&adapter->dev, ACPI_COMPANION(&pdev->dev));
0543     i2c_set_adapdata(adapter, ctx);
0544     rc = i2c_add_adapter(adapter);
0545     if (rc)
0546         goto mbox_err;
0547 
0548     dev_info(&pdev->dev, "Mailbox I2C Adapter registered\n");
0549     return 0;
0550 
0551 mbox_err:
0552     if (acpi_disabled)
0553         mbox_free_channel(ctx->mbox_chan);
0554     else
0555         pcc_mbox_free_channel(ctx->pcc_chan);
0556 
0557     return rc;
0558 }
0559 
0560 static int xgene_slimpro_i2c_remove(struct platform_device *pdev)
0561 {
0562     struct slimpro_i2c_dev *ctx = platform_get_drvdata(pdev);
0563 
0564     i2c_del_adapter(&ctx->adapter);
0565 
0566     if (acpi_disabled)
0567         mbox_free_channel(ctx->mbox_chan);
0568     else
0569         pcc_mbox_free_channel(ctx->pcc_chan);
0570 
0571     return 0;
0572 }
0573 
0574 static const struct of_device_id xgene_slimpro_i2c_dt_ids[] = {
0575     {.compatible = "apm,xgene-slimpro-i2c" },
0576     {},
0577 };
0578 MODULE_DEVICE_TABLE(of, xgene_slimpro_i2c_dt_ids);
0579 
0580 #ifdef CONFIG_ACPI
0581 static const struct acpi_device_id xgene_slimpro_i2c_acpi_ids[] = {
0582     {"APMC0D40", XGENE_SLIMPRO_I2C_V1},
0583     {"APMC0D8B", XGENE_SLIMPRO_I2C_V2},
0584     {}
0585 };
0586 MODULE_DEVICE_TABLE(acpi, xgene_slimpro_i2c_acpi_ids);
0587 #endif
0588 
0589 static struct platform_driver xgene_slimpro_i2c_driver = {
0590     .probe  = xgene_slimpro_i2c_probe,
0591     .remove = xgene_slimpro_i2c_remove,
0592     .driver = {
0593         .name   = "xgene-slimpro-i2c",
0594         .of_match_table = of_match_ptr(xgene_slimpro_i2c_dt_ids),
0595         .acpi_match_table = ACPI_PTR(xgene_slimpro_i2c_acpi_ids)
0596     },
0597 };
0598 
0599 module_platform_driver(xgene_slimpro_i2c_driver);
0600 
0601 MODULE_DESCRIPTION("APM X-Gene SLIMpro I2C driver");
0602 MODULE_AUTHOR("Feng Kan <fkan@apm.com>");
0603 MODULE_AUTHOR("Hieu Le <hnle@apm.com>");
0604 MODULE_LICENSE("GPL");
[ Source navigation ] [ Diff markup ] [ Identifier search ] [ general search ]

This page was automatically generated by the 2.1.0 LXR engine.

The LXR team
Valid CSS 2.1! Valid HTML 4.01!