Back to home page

OSCL-LXR

 
 

    


0001 # SPDX-License-Identifier: GPL-2.0-only
0002 config INTEL_TH
0003         tristate "Intel(R) Trace Hub controller"
0004         depends on HAS_DMA && HAS_IOMEM
0005         help
0006           Intel(R) Trace Hub (TH) is a set of hardware blocks (subdevices) that
0007           produce, switch and output trace data from multiple hardware and
0008           software sources over several types of trace output ports encoded
0009           in System Trace Protocol (MIPI STPv2) and is intended to perform
0010           full system debugging.
0011 
0012           This option enables intel_th bus and common code used by TH
0013           subdevices to interact with each other and hardware and for
0014           platform glue layers to drive Intel TH devices.
0015 
0016           Say Y here to enable Intel(R) Trace Hub controller support.
0017 
0018 if INTEL_TH
0019 
0020 config INTEL_TH_PCI
0021         tristate "Intel(R) Trace Hub PCI controller"
0022         depends on PCI
0023         help
0024           Intel(R) Trace Hub may exist as a PCI device. This option enables
0025           support glue layer for PCI-based Intel TH.
0026 
0027           Say Y here to enable PCI Intel TH support.
0028 
0029 config INTEL_TH_ACPI
0030         tristate "Intel(R) Trace Hub ACPI controller"
0031         depends on ACPI
0032         help
0033           Intel(R) Trace Hub may exist as an ACPI device. This option enables
0034           support glue layer for ACPI-based Intel TH. This typically implies
0035           'host debugger' mode, that is, the trace configuration and capture
0036           is handled by an external debug host and corresponding controls will
0037           not be available on the target.
0038 
0039           Say Y here to enable ACPI Intel TH support.
0040 
0041 config INTEL_TH_GTH
0042         tristate "Intel(R) Trace Hub Global Trace Hub"
0043         help
0044           Global Trace Hub (GTH) is the central component of the
0045           Intel TH infrastructure and acts as a switch for source
0046           and output devices. This driver is required for other
0047           Intel TH subdevices to initialize.
0048 
0049           Say Y here to enable GTH subdevice of Intel(R) Trace Hub.
0050 
0051 config INTEL_TH_STH
0052         tristate "Intel(R) Trace Hub Software Trace Hub support"
0053         depends on STM
0054         help
0055           Software Trace Hub (STH) enables trace data from software
0056           trace sources to be sent out via Intel(R) Trace Hub. It
0057           uses stm class device to interface with its sources.
0058 
0059           Say Y here to enable STH subdevice of Intel(R) Trace Hub.
0060 
0061 config INTEL_TH_MSU
0062         tristate "Intel(R) Trace Hub Memory Storage Unit"
0063         help
0064           Memory Storage Unit (MSU) trace output device enables
0065           storing STP traces to system memory. It supports single
0066           and multiblock modes of operation and provides read()
0067           and mmap() access to the collected data.
0068 
0069           Say Y here to enable MSU output device for Intel TH.
0070 
0071 config INTEL_TH_PTI
0072         tristate "Intel(R) Trace Hub PTI output"
0073         help
0074           Parallel Trace Interface unit (PTI) is a trace output device
0075           of Intel TH architecture that facilitates STP trace output via
0076           a PTI port.
0077 
0078           Say Y to enable PTI output of Intel TH data.
0079 
0080 config INTEL_TH_DEBUG
0081         bool "Intel(R) Trace Hub debugging"
0082         depends on DEBUG_FS
0083         help
0084           Say Y here to enable debugging.
0085 
0086 endif