0001
0002
0003
0004
0005
0006 #ifndef TEGRA_GR2D_H
0007 #define TEGRA_GR2D_H
0008
0009 #define GR2D_UA_BASE_ADDR 0x1a
0010 #define GR2D_VA_BASE_ADDR 0x1b
0011 #define GR2D_PAT_BASE_ADDR 0x26
0012 #define GR2D_DSTA_BASE_ADDR 0x2b
0013 #define GR2D_DSTB_BASE_ADDR 0x2c
0014 #define GR2D_DSTC_BASE_ADDR 0x2d
0015 #define GR2D_SRCA_BASE_ADDR 0x31
0016 #define GR2D_SRCB_BASE_ADDR 0x32
0017 #define GR2D_PATBASE_ADDR 0x47
0018 #define GR2D_SRC_BASE_ADDR_SB 0x48
0019 #define GR2D_DSTA_BASE_ADDR_SB 0x49
0020 #define GR2D_DSTB_BASE_ADDR_SB 0x4a
0021 #define GR2D_UA_BASE_ADDR_SB 0x4b
0022 #define GR2D_VA_BASE_ADDR_SB 0x4c
0023
0024 #define GR2D_NUM_REGS 0x4d
0025
0026 #endif