0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0017
0018
0019
0020
0021
0022
0023
0024
0025
0026 #ifndef __RADEON_EVERGREEN_H__
0027 #define __RADEON_EVERGREEN_H__
0028
0029 struct evergreen_mc_save;
0030 struct evergreen_power_info;
0031 struct radeon_device;
0032
0033 bool evergreen_is_display_hung(struct radeon_device *rdev);
0034 void evergreen_print_gpu_status_regs(struct radeon_device *rdev);
0035 void evergreen_mc_stop(struct radeon_device *rdev, struct evergreen_mc_save *save);
0036 void evergreen_mc_resume(struct radeon_device *rdev, struct evergreen_mc_save *save);
0037 int evergreen_mc_wait_for_idle(struct radeon_device *rdev);
0038 void evergreen_mc_program(struct radeon_device *rdev);
0039 void evergreen_irq_suspend(struct radeon_device *rdev);
0040 int evergreen_mc_init(struct radeon_device *rdev);
0041 void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev);
0042 void evergreen_pcie_gen2_enable(struct radeon_device *rdev);
0043 void evergreen_program_aspm(struct radeon_device *rdev);
0044 void sumo_rlc_fini(struct radeon_device *rdev);
0045 int sumo_rlc_init(struct radeon_device *rdev);
0046 void evergreen_gpu_pci_config_reset(struct radeon_device *rdev);
0047 u32 evergreen_get_number_of_dram_channels(struct radeon_device *rdev);
0048 u32 evergreen_gpu_check_soft_reset(struct radeon_device *rdev);
0049 int evergreen_rlc_resume(struct radeon_device *rdev);
0050 struct evergreen_power_info *evergreen_get_pi(struct radeon_device *rdev);
0051
0052 #endif