Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0-only */
0002 /*
0003  * Copyright (c) 2009-2011, Intel Corporation.
0004  */
0005 
0006 #ifndef __INTEL_DRV_H__
0007 #define __INTEL_DRV_H__
0008 
0009 #include <linux/i2c.h>
0010 #include <linux/i2c-algo-bit.h>
0011 #include <drm/drm_crtc.h>
0012 #include <drm/drm_crtc_helper.h>
0013 #include <drm/drm_encoder.h>
0014 #include <drm/drm_probe_helper.h>
0015 #include <drm/drm_vblank.h>
0016 #include "gma_display.h"
0017 
0018 /*
0019  * Display related stuff
0020  */
0021 
0022 /* maximum connectors per crtcs in the mode set */
0023 #define INTELFB_CONN_LIMIT 4
0024 
0025 /* Intel Pipe Clone Bit */
0026 #define INTEL_HDMIB_CLONE_BIT 1
0027 #define INTEL_HDMIC_CLONE_BIT 2
0028 #define INTEL_HDMID_CLONE_BIT 3
0029 #define INTEL_HDMIE_CLONE_BIT 4
0030 #define INTEL_HDMIF_CLONE_BIT 5
0031 #define INTEL_SDVO_NON_TV_CLONE_BIT 6
0032 #define INTEL_SDVO_TV_CLONE_BIT 7
0033 #define INTEL_SDVO_LVDS_CLONE_BIT 8
0034 #define INTEL_ANALOG_CLONE_BIT 9
0035 #define INTEL_TV_CLONE_BIT 10
0036 #define INTEL_DP_B_CLONE_BIT 11
0037 #define INTEL_DP_C_CLONE_BIT 12
0038 #define INTEL_DP_D_CLONE_BIT 13
0039 #define INTEL_LVDS_CLONE_BIT 14
0040 #define INTEL_DVO_TMDS_CLONE_BIT 15
0041 #define INTEL_DVO_LVDS_CLONE_BIT 16
0042 #define INTEL_EDP_CLONE_BIT 17
0043 
0044 /* these are outputs from the chip - integrated only
0045  * external chips are via DVO or SDVO output */
0046 #define INTEL_OUTPUT_UNUSED 0
0047 #define INTEL_OUTPUT_ANALOG 1
0048 #define INTEL_OUTPUT_DVO 2
0049 #define INTEL_OUTPUT_SDVO 3
0050 #define INTEL_OUTPUT_LVDS 4
0051 #define INTEL_OUTPUT_TVOUT 5
0052 #define INTEL_OUTPUT_HDMI 6
0053 #define INTEL_OUTPUT_MIPI 7
0054 #define INTEL_OUTPUT_MIPI2 8
0055 #define INTEL_OUTPUT_DISPLAYPORT 9
0056 #define INTEL_OUTPUT_EDP 10
0057 
0058 /*
0059  * Hold information useally put on the device driver privates here,
0060  * since it needs to be shared across multiple of devices drivers privates.
0061  */
0062 struct psb_intel_mode_device {
0063 
0064     /*
0065      * Abstracted memory manager operations
0066      */
0067      size_t(*bo_offset) (struct drm_device *dev, void *bo);
0068 
0069     /*
0070      * LVDS info
0071      */
0072     int backlight_duty_cycle;   /* restore backlight to this value */
0073     bool panel_wants_dither;
0074     struct drm_display_mode *panel_fixed_mode;
0075     struct drm_display_mode *panel_fixed_mode2;
0076     struct drm_display_mode *vbt_mode;  /* if any */
0077 
0078     uint32_t saveBLC_PWM_CTL;
0079 };
0080 
0081 struct gma_i2c_chan {
0082     struct i2c_adapter base;
0083     struct i2c_algo_bit_data algo;
0084     u8 slave_addr;
0085 
0086     /* for getting at dev. private (mmio etc.) */
0087     struct drm_device *drm_dev;
0088     u32 reg; /* GPIO reg */
0089 };
0090 
0091 struct gma_encoder {
0092     struct drm_encoder base;
0093     int type;
0094     bool needs_tv_clock;
0095     void (*hot_plug)(struct gma_encoder *);
0096     int crtc_mask;
0097     int clone_mask;
0098     u32 ddi_select; /* Channel info */
0099 #define DDI0_SELECT 0x01
0100 #define DDI1_SELECT 0x02
0101 #define DP_MASK     0x8000
0102 #define DDI_MASK    0x03
0103     void *dev_priv; /* For sdvo_priv, lvds_priv, etc... */
0104 
0105     /* FIXME: Either make SDVO and LVDS store it's i2c here or give CDV it's
0106        own set of output privates */
0107     struct gma_i2c_chan *i2c_bus;
0108 };
0109 
0110 struct gma_connector {
0111     struct drm_connector base;
0112     struct gma_encoder *encoder;
0113 
0114     void (*save)(struct drm_connector *connector);
0115     void (*restore)(struct drm_connector *connector);
0116 };
0117 
0118 struct psb_intel_crtc_state {
0119     uint32_t saveDSPCNTR;
0120     uint32_t savePIPECONF;
0121     uint32_t savePIPESRC;
0122     uint32_t saveDPLL;
0123     uint32_t saveFP0;
0124     uint32_t saveFP1;
0125     uint32_t saveHTOTAL;
0126     uint32_t saveHBLANK;
0127     uint32_t saveHSYNC;
0128     uint32_t saveVTOTAL;
0129     uint32_t saveVBLANK;
0130     uint32_t saveVSYNC;
0131     uint32_t saveDSPSTRIDE;
0132     uint32_t saveDSPSIZE;
0133     uint32_t saveDSPPOS;
0134     uint32_t saveDSPBASE;
0135     uint32_t savePalette[256];
0136 };
0137 
0138 struct gma_crtc {
0139     struct drm_crtc base;
0140     int pipe;
0141     int plane;
0142     uint32_t cursor_addr;
0143     struct psb_gem_object *cursor_pobj;
0144     u8 lut_adj[256];
0145     struct psb_intel_framebuffer *fbdev_fb;
0146     /* a mode_set for fbdev users on this crtc */
0147     struct drm_mode_set mode_set;
0148 
0149     /* GEM object that holds our cursor */
0150     struct drm_gem_object *cursor_obj;
0151 
0152     struct drm_display_mode saved_mode;
0153     struct drm_display_mode saved_adjusted_mode;
0154 
0155     struct psb_intel_mode_device *mode_dev;
0156 
0157     /*crtc mode setting flags*/
0158     u32 mode_flags;
0159 
0160     bool active;
0161 
0162     /* Saved Crtc HW states */
0163     struct psb_intel_crtc_state *crtc_state;
0164 
0165     const struct gma_clock_funcs *clock_funcs;
0166 
0167     struct drm_pending_vblank_event *page_flip_event;
0168 };
0169 
0170 #define to_gma_crtc(x)  \
0171         container_of(x, struct gma_crtc, base)
0172 #define to_gma_connector(x) \
0173         container_of(x, struct gma_connector, base)
0174 #define to_gma_encoder(x)   \
0175         container_of(x, struct gma_encoder, base)
0176 #define to_psb_intel_framebuffer(x) \
0177         container_of(x, struct psb_intel_framebuffer, base)
0178 #define to_gma_i2c_chan(x)  \
0179         container_of(x, struct gma_i2c_chan, base)
0180 
0181 struct gma_i2c_chan *gma_i2c_create(struct drm_device *dev, const u32 reg,
0182                     const char *name);
0183 void gma_i2c_destroy(struct gma_i2c_chan *chan);
0184 int psb_intel_ddc_get_modes(struct drm_connector *connector,
0185                 struct i2c_adapter *adapter);
0186 extern bool psb_intel_ddc_probe(struct i2c_adapter *adapter);
0187 
0188 extern void psb_intel_crtc_init(struct drm_device *dev, int pipe,
0189                 struct psb_intel_mode_device *mode_dev);
0190 extern void psb_intel_crt_init(struct drm_device *dev);
0191 extern bool psb_intel_sdvo_init(struct drm_device *dev, int output_device);
0192 extern void psb_intel_dvo_init(struct drm_device *dev);
0193 extern void psb_intel_tv_init(struct drm_device *dev);
0194 extern void psb_intel_lvds_init(struct drm_device *dev,
0195                 struct psb_intel_mode_device *mode_dev);
0196 extern void psb_intel_lvds_set_brightness(struct drm_device *dev, int level);
0197 extern void oaktrail_lvds_init(struct drm_device *dev,
0198                struct psb_intel_mode_device *mode_dev);
0199 extern void oaktrail_wait_for_INTR_PKT_SENT(struct drm_device *dev);
0200 extern void oaktrail_dsi_init(struct drm_device *dev,
0201                struct psb_intel_mode_device *mode_dev);
0202 struct gma_i2c_chan *oaktrail_lvds_i2c_init(struct drm_device *dev);
0203 extern void mid_dsi_init(struct drm_device *dev,
0204             struct psb_intel_mode_device *mode_dev, int dsi_num);
0205 
0206 extern struct drm_encoder *gma_best_encoder(struct drm_connector *connector);
0207 extern void gma_connector_attach_encoder(struct gma_connector *connector,
0208                      struct gma_encoder *encoder);
0209 
0210 static inline struct gma_encoder *gma_attached_encoder(
0211                         struct drm_connector *connector)
0212 {
0213     return to_gma_connector(connector)->encoder;
0214 }
0215 
0216 extern struct drm_display_mode *psb_intel_crtc_mode_get(struct drm_device *dev,
0217                             struct drm_crtc *crtc);
0218 extern struct drm_crtc *psb_intel_get_crtc_from_pipe(struct drm_device *dev,
0219                          int pipe);
0220 extern struct drm_connector *psb_intel_sdvo_find(struct drm_device *dev,
0221                          int sdvoB);
0222 extern int psb_intel_sdvo_supports_hotplug(struct drm_connector *connector);
0223 extern void psb_intel_sdvo_set_hotplug(struct drm_connector *connector,
0224                    int enable);
0225 extern int intelfb_probe(struct drm_device *dev);
0226 extern int intelfb_remove(struct drm_device *dev,
0227               struct drm_framebuffer *fb);
0228 extern bool psb_intel_lvds_mode_fixup(struct drm_encoder *encoder,
0229                       const struct drm_display_mode *mode,
0230                       struct drm_display_mode *adjusted_mode);
0231 extern enum drm_mode_status psb_intel_lvds_mode_valid(struct drm_connector *connector,
0232                      struct drm_display_mode *mode);
0233 extern int psb_intel_lvds_set_property(struct drm_connector *connector,
0234                     struct drm_property *property,
0235                     uint64_t value);
0236 extern void psb_intel_lvds_destroy(struct drm_connector *connector);
0237 
0238 /* intel_gmbus.c */
0239 extern void gma_intel_i2c_reset(struct drm_device *dev);
0240 extern int gma_intel_setup_gmbus(struct drm_device *dev);
0241 extern void gma_intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
0242 extern void gma_intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
0243 extern void gma_intel_teardown_gmbus(struct drm_device *dev);
0244 
0245 /* DP support */
0246 extern void cdv_intel_dp_init(struct drm_device *dev, struct psb_intel_mode_device *mode_dev, int output_reg);
0247 extern void cdv_intel_dp_set_m_n(struct drm_crtc *crtc,
0248                     struct drm_display_mode *mode,
0249                     struct drm_display_mode *adjusted_mode);
0250 
0251 extern void psb_intel_attach_force_audio_property(struct drm_connector *connector);
0252 extern void psb_intel_attach_broadcast_rgb_property(struct drm_connector *connector);
0253 
0254 extern int cdv_sb_read(struct drm_device *dev, u32 reg, u32 *val);
0255 extern int cdv_sb_write(struct drm_device *dev, u32 reg, u32 val);
0256 extern void cdv_sb_reset(struct drm_device *dev);
0257 
0258 extern void cdv_intel_attach_force_audio_property(struct drm_connector *connector);
0259 extern void cdv_intel_attach_broadcast_rgb_property(struct drm_connector *connector);
0260 
0261 #endif              /* __INTEL_DRV_H__ */