0001 #ifndef STATE_XML
0002 #define STATE_XML
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0017
0018
0019
0020
0021
0022
0023
0024
0025
0026
0027
0028
0029
0030
0031
0032
0033
0034
0035
0036
0037
0038
0039
0040
0041
0042
0043
0044
0045
0046
0047
0048 #define VARYING_COMPONENT_USE_UNUSED 0x00000000
0049 #define VARYING_COMPONENT_USE_USED 0x00000001
0050 #define VARYING_COMPONENT_USE_POINTCOORD_X 0x00000002
0051 #define VARYING_COMPONENT_USE_POINTCOORD_Y 0x00000003
0052 #define FE_DATA_TYPE_BYTE 0x00000000
0053 #define FE_DATA_TYPE_UNSIGNED_BYTE 0x00000001
0054 #define FE_DATA_TYPE_SHORT 0x00000002
0055 #define FE_DATA_TYPE_UNSIGNED_SHORT 0x00000003
0056 #define FE_DATA_TYPE_INT 0x00000004
0057 #define FE_DATA_TYPE_UNSIGNED_INT 0x00000005
0058 #define FE_DATA_TYPE_FLOAT 0x00000008
0059 #define FE_DATA_TYPE_HALF_FLOAT 0x00000009
0060 #define FE_DATA_TYPE_FIXED 0x0000000b
0061 #define FE_DATA_TYPE_INT_10_10_10_2 0x0000000c
0062 #define FE_DATA_TYPE_UNSIGNED_INT_10_10_10_2 0x0000000d
0063 #define FE_DATA_TYPE_BYTE_I 0x0000000e
0064 #define FE_DATA_TYPE_SHORT_I 0x0000000f
0065 #define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__MASK 0x000000ff
0066 #define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__SHIFT 0
0067 #define FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE(x) (((x) << FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__SHIFT) & FE_VERTEX_STREAM_CONTROL_VERTEX_STRIDE__MASK)
0068 #define FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__MASK 0x00ff0000
0069 #define FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__SHIFT 16
0070 #define FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR(x) (((x) << FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__SHIFT) & FE_VERTEX_STREAM_CONTROL_VERTEX_DIVISOR__MASK)
0071 #define VIVS_FE 0x00000000
0072
0073 #define VIVS_FE_VERTEX_ELEMENT_CONFIG(i0) (0x00000600 + 0x4*(i0))
0074 #define VIVS_FE_VERTEX_ELEMENT_CONFIG__ESIZE 0x00000004
0075 #define VIVS_FE_VERTEX_ELEMENT_CONFIG__LEN 0x00000010
0076 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__MASK 0x0000000f
0077 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__SHIFT 0
0078 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE(x) (((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_TYPE__MASK)
0079 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__MASK 0x00000030
0080 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__SHIFT 4
0081 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN(x) (((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_ENDIAN__MASK)
0082 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NONCONSECUTIVE 0x00000080
0083 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__MASK 0x00000700
0084 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__SHIFT 8
0085 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM(x) (((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_STREAM__MASK)
0086 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__MASK 0x00003000
0087 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__SHIFT 12
0088 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM(x) (((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_NUM__MASK)
0089 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__MASK 0x0000c000
0090 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE__SHIFT 14
0091 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_OFF 0x00000000
0092 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_NORMALIZE_ON 0x00008000
0093 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_START__MASK 0x00ff0000
0094 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_START__SHIFT 16
0095 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_START(x) (((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_START__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_START__MASK)
0096 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_END__MASK 0xff000000
0097 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_END__SHIFT 24
0098 #define VIVS_FE_VERTEX_ELEMENT_CONFIG_END(x) (((x) << VIVS_FE_VERTEX_ELEMENT_CONFIG_END__SHIFT) & VIVS_FE_VERTEX_ELEMENT_CONFIG_END__MASK)
0099
0100 #define VIVS_FE_CMD_STREAM_BASE_ADDR 0x00000640
0101
0102 #define VIVS_FE_INDEX_STREAM_BASE_ADDR 0x00000644
0103
0104 #define VIVS_FE_INDEX_STREAM_CONTROL 0x00000648
0105 #define VIVS_FE_INDEX_STREAM_CONTROL_TYPE__MASK 0x00000003
0106 #define VIVS_FE_INDEX_STREAM_CONTROL_TYPE__SHIFT 0
0107 #define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_CHAR 0x00000000
0108 #define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_SHORT 0x00000001
0109 #define VIVS_FE_INDEX_STREAM_CONTROL_TYPE_UNSIGNED_INT 0x00000002
0110 #define VIVS_FE_INDEX_STREAM_CONTROL_PRIMITIVE_RESTART 0x00000100
0111
0112 #define VIVS_FE_VERTEX_STREAM_BASE_ADDR 0x0000064c
0113
0114 #define VIVS_FE_VERTEX_STREAM_CONTROL 0x00000650
0115
0116 #define VIVS_FE_COMMAND_ADDRESS 0x00000654
0117
0118 #define VIVS_FE_COMMAND_CONTROL 0x00000658
0119 #define VIVS_FE_COMMAND_CONTROL_PREFETCH__MASK 0x0000ffff
0120 #define VIVS_FE_COMMAND_CONTROL_PREFETCH__SHIFT 0
0121 #define VIVS_FE_COMMAND_CONTROL_PREFETCH(x) (((x) << VIVS_FE_COMMAND_CONTROL_PREFETCH__SHIFT) & VIVS_FE_COMMAND_CONTROL_PREFETCH__MASK)
0122 #define VIVS_FE_COMMAND_CONTROL_ENABLE 0x00010000
0123
0124 #define VIVS_FE_DMA_STATUS 0x0000065c
0125
0126 #define VIVS_FE_DMA_DEBUG_STATE 0x00000660
0127 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__MASK 0x0000001f
0128 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE__SHIFT 0
0129 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_IDLE 0x00000000
0130 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DEC 0x00000001
0131 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR0 0x00000002
0132 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD0 0x00000003
0133 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_ADR1 0x00000004
0134 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LOAD1 0x00000005
0135 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DADR 0x00000006
0136 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCMD 0x00000007
0137 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DCNTL 0x00000008
0138 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_3DIDXCNTL 0x00000009
0139 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_INITREQDMA 0x0000000a
0140 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAWIDX 0x0000000b
0141 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_DRAW 0x0000000c
0142 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT0 0x0000000d
0143 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DRECT1 0x0000000e
0144 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA0 0x0000000f
0145 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_2DDATA1 0x00000010
0146 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAITFIFO 0x00000011
0147 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_WAIT 0x00000012
0148 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_LINK 0x00000013
0149 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_END 0x00000014
0150 #define VIVS_FE_DMA_DEBUG_STATE_CMD_STATE_STALL 0x00000015
0151 #define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__MASK 0x00000300
0152 #define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE__SHIFT 8
0153 #define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_IDLE 0x00000000
0154 #define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_START 0x00000100
0155 #define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_REQ 0x00000200
0156 #define VIVS_FE_DMA_DEBUG_STATE_CMD_DMA_STATE_END 0x00000300
0157 #define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__MASK 0x00000c00
0158 #define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE__SHIFT 10
0159 #define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_IDLE 0x00000000
0160 #define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_RAMVALID 0x00000400
0161 #define VIVS_FE_DMA_DEBUG_STATE_CMD_FETCH_STATE_VALID 0x00000800
0162 #define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__MASK 0x00003000
0163 #define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE__SHIFT 12
0164 #define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_IDLE 0x00000000
0165 #define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_WAITIDX 0x00001000
0166 #define VIVS_FE_DMA_DEBUG_STATE_REQ_DMA_STATE_CAL 0x00002000
0167 #define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__MASK 0x0000c000
0168 #define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE__SHIFT 14
0169 #define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDLE 0x00000000
0170 #define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_LDADR 0x00004000
0171 #define VIVS_FE_DMA_DEBUG_STATE_CAL_STATE_IDXCALC 0x00008000
0172 #define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__MASK 0x00030000
0173 #define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE__SHIFT 16
0174 #define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_IDLE 0x00000000
0175 #define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_CKCACHE 0x00010000
0176 #define VIVS_FE_DMA_DEBUG_STATE_VE_REQ_STATE_MISS 0x00020000
0177
0178 #define VIVS_FE_DMA_ADDRESS 0x00000664
0179
0180 #define VIVS_FE_DMA_LOW 0x00000668
0181
0182 #define VIVS_FE_DMA_HIGH 0x0000066c
0183
0184 #define VIVS_FE_AUTO_FLUSH 0x00000670
0185
0186 #define VIVS_FE_PRIMITIVE_RESTART_INDEX 0x00000674
0187
0188 #define VIVS_FE_UNK00678 0x00000678
0189
0190 #define VIVS_FE_UNK0067C 0x0000067c
0191
0192 #define VIVS_FE_VERTEX_STREAMS(i0) (0x00000000 + 0x4*(i0))
0193 #define VIVS_FE_VERTEX_STREAMS__ESIZE 0x00000004
0194 #define VIVS_FE_VERTEX_STREAMS__LEN 0x00000008
0195
0196 #define VIVS_FE_VERTEX_STREAMS_BASE_ADDR(i0) (0x00000680 + 0x4*(i0))
0197
0198 #define VIVS_FE_VERTEX_STREAMS_CONTROL(i0) (0x000006a0 + 0x4*(i0))
0199
0200 #define VIVS_FE_GENERIC_ATTRIB(i0) (0x00000000 + 0x4*(i0))
0201 #define VIVS_FE_GENERIC_ATTRIB__ESIZE 0x00000004
0202 #define VIVS_FE_GENERIC_ATTRIB__LEN 0x00000010
0203
0204 #define VIVS_FE_GENERIC_ATTRIB_UNK006C0(i0) (0x000006c0 + 0x4*(i0))
0205
0206 #define VIVS_FE_GENERIC_ATTRIB_UNK00700(i0) (0x00000700 + 0x4*(i0))
0207
0208 #define VIVS_FE_GENERIC_ATTRIB_UNK00740(i0) (0x00000740 + 0x4*(i0))
0209
0210 #define VIVS_FE_GENERIC_ATTRIB_SCALE(i0) (0x00000780 + 0x4*(i0))
0211
0212 #define VIVS_FE_HALTI5_UNK007C4 0x000007c4
0213
0214 #define VIVS_FE_HALTI5_UNK007D0(i0) (0x000007d0 + 0x4*(i0))
0215 #define VIVS_FE_HALTI5_UNK007D0__ESIZE 0x00000004
0216 #define VIVS_FE_HALTI5_UNK007D0__LEN 0x00000002
0217
0218 #define VIVS_FE_HALTI5_UNK007D8 0x000007d8
0219
0220 #define VIVS_FE_DESC_START 0x000007dc
0221
0222 #define VIVS_FE_DESC_END 0x000007e0
0223
0224 #define VIVS_FE_DESC_AVAIL 0x000007e4
0225 #define VIVS_FE_DESC_AVAIL_COUNT__MASK 0x0000007f
0226 #define VIVS_FE_DESC_AVAIL_COUNT__SHIFT 0
0227 #define VIVS_FE_DESC_AVAIL_COUNT(x) (((x) << VIVS_FE_DESC_AVAIL_COUNT__SHIFT) & VIVS_FE_DESC_AVAIL_COUNT__MASK)
0228
0229 #define VIVS_FE_FENCE_WAIT_DATA_LOW 0x000007e8
0230
0231 #define VIVS_FE_FENCE_WAIT_DATA_HIGH 0x000007f4
0232
0233 #define VIVS_FE_ROBUSTNESS_UNK007F8 0x000007f8
0234
0235 #define VIVS_GL 0x00000000
0236
0237 #define VIVS_GL_PIPE_SELECT 0x00003800
0238 #define VIVS_GL_PIPE_SELECT_PIPE__MASK 0x00000001
0239 #define VIVS_GL_PIPE_SELECT_PIPE__SHIFT 0
0240 #define VIVS_GL_PIPE_SELECT_PIPE(x) (((x) << VIVS_GL_PIPE_SELECT_PIPE__SHIFT) & VIVS_GL_PIPE_SELECT_PIPE__MASK)
0241
0242 #define VIVS_GL_EVENT 0x00003804
0243 #define VIVS_GL_EVENT_EVENT_ID__MASK 0x0000001f
0244 #define VIVS_GL_EVENT_EVENT_ID__SHIFT 0
0245 #define VIVS_GL_EVENT_EVENT_ID(x) (((x) << VIVS_GL_EVENT_EVENT_ID__SHIFT) & VIVS_GL_EVENT_EVENT_ID__MASK)
0246 #define VIVS_GL_EVENT_FROM_FE 0x00000020
0247 #define VIVS_GL_EVENT_FROM_PE 0x00000040
0248 #define VIVS_GL_EVENT_FROM_BLT 0x00000080
0249 #define VIVS_GL_EVENT_SOURCE__MASK 0x00001f00
0250 #define VIVS_GL_EVENT_SOURCE__SHIFT 8
0251 #define VIVS_GL_EVENT_SOURCE(x) (((x) << VIVS_GL_EVENT_SOURCE__SHIFT) & VIVS_GL_EVENT_SOURCE__MASK)
0252
0253 #define VIVS_GL_SEMAPHORE_TOKEN 0x00003808
0254 #define VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK 0x0000001f
0255 #define VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT 0
0256 #define VIVS_GL_SEMAPHORE_TOKEN_FROM(x) (((x) << VIVS_GL_SEMAPHORE_TOKEN_FROM__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_FROM__MASK)
0257 #define VIVS_GL_SEMAPHORE_TOKEN_TO__MASK 0x00001f00
0258 #define VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT 8
0259 #define VIVS_GL_SEMAPHORE_TOKEN_TO(x) (((x) << VIVS_GL_SEMAPHORE_TOKEN_TO__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_TO__MASK)
0260 #define VIVS_GL_SEMAPHORE_TOKEN_UNK28__MASK 0x30000000
0261 #define VIVS_GL_SEMAPHORE_TOKEN_UNK28__SHIFT 28
0262 #define VIVS_GL_SEMAPHORE_TOKEN_UNK28(x) (((x) << VIVS_GL_SEMAPHORE_TOKEN_UNK28__SHIFT) & VIVS_GL_SEMAPHORE_TOKEN_UNK28__MASK)
0263
0264 #define VIVS_GL_FLUSH_CACHE 0x0000380c
0265 #define VIVS_GL_FLUSH_CACHE_DEPTH 0x00000001
0266 #define VIVS_GL_FLUSH_CACHE_COLOR 0x00000002
0267 #define VIVS_GL_FLUSH_CACHE_TEXTURE 0x00000004
0268 #define VIVS_GL_FLUSH_CACHE_PE2D 0x00000008
0269 #define VIVS_GL_FLUSH_CACHE_TEXTUREVS 0x00000010
0270 #define VIVS_GL_FLUSH_CACHE_SHADER_L1 0x00000020
0271 #define VIVS_GL_FLUSH_CACHE_SHADER_L2 0x00000040
0272 #define VIVS_GL_FLUSH_CACHE_UNK10 0x00000400
0273 #define VIVS_GL_FLUSH_CACHE_UNK11 0x00000800
0274 #define VIVS_GL_FLUSH_CACHE_DESCRIPTOR_UNK12 0x00001000
0275 #define VIVS_GL_FLUSH_CACHE_DESCRIPTOR_UNK13 0x00002000
0276
0277 #define VIVS_GL_FLUSH_MMU 0x00003810
0278 #define VIVS_GL_FLUSH_MMU_FLUSH_FEMMU 0x00000001
0279 #define VIVS_GL_FLUSH_MMU_FLUSH_UNK1 0x00000002
0280 #define VIVS_GL_FLUSH_MMU_FLUSH_UNK2 0x00000004
0281 #define VIVS_GL_FLUSH_MMU_FLUSH_PEMMU 0x00000008
0282 #define VIVS_GL_FLUSH_MMU_FLUSH_UNK4 0x00000010
0283
0284 #define VIVS_GL_VERTEX_ELEMENT_CONFIG 0x00003814
0285
0286 #define VIVS_GL_MULTI_SAMPLE_CONFIG 0x00003818
0287 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__MASK 0x00000003
0288 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES__SHIFT 0
0289 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_NONE 0x00000000
0290 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_2X 0x00000001
0291 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_4X 0x00000002
0292 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_SAMPLES_MASK 0x00000008
0293 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__MASK 0x000000f0
0294 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__SHIFT 4
0295 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES(x) (((x) << VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__SHIFT) & VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES__MASK)
0296 #define VIVS_GL_MULTI_SAMPLE_CONFIG_MSAA_ENABLES_MASK 0x00000100
0297 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__MASK 0x00007000
0298 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__SHIFT 12
0299 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12(x) (((x) << VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__SHIFT) & VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12__MASK)
0300 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK12_MASK 0x00008000
0301 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__MASK 0x00030000
0302 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__SHIFT 16
0303 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16(x) (((x) << VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__SHIFT) & VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16__MASK)
0304 #define VIVS_GL_MULTI_SAMPLE_CONFIG_UNK16_MASK 0x00080000
0305
0306 #define VIVS_GL_VARYING_TOTAL_COMPONENTS 0x0000381c
0307 #define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__MASK 0x000000ff
0308 #define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__SHIFT 0
0309 #define VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM(x) (((x) << VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__SHIFT) & VIVS_GL_VARYING_TOTAL_COMPONENTS_NUM__MASK)
0310
0311 #define VIVS_GL_VARYING_NUM_COMPONENTS 0x00003820
0312
0313 #define VIVS_GL_OCCLUSION_QUERY_ADDR 0x00003824
0314
0315 #define VIVS_GL_VARYING_COMPONENT_USE(i0) (0x00003828 + 0x4*(i0))
0316 #define VIVS_GL_VARYING_COMPONENT_USE__ESIZE 0x00000004
0317 #define VIVS_GL_VARYING_COMPONENT_USE__LEN 0x00000002
0318 #define VIVS_GL_VARYING_COMPONENT_USE_COMP0__MASK 0x00000003
0319 #define VIVS_GL_VARYING_COMPONENT_USE_COMP0__SHIFT 0
0320 #define VIVS_GL_VARYING_COMPONENT_USE_COMP0(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP0__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP0__MASK)
0321 #define VIVS_GL_VARYING_COMPONENT_USE_COMP1__MASK 0x0000000c
0322 #define VIVS_GL_VARYING_COMPONENT_USE_COMP1__SHIFT 2
0323 #define VIVS_GL_VARYING_COMPONENT_USE_COMP1(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP1__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP1__MASK)
0324 #define VIVS_GL_VARYING_COMPONENT_USE_COMP2__MASK 0x00000030
0325 #define VIVS_GL_VARYING_COMPONENT_USE_COMP2__SHIFT 4
0326 #define VIVS_GL_VARYING_COMPONENT_USE_COMP2(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP2__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP2__MASK)
0327 #define VIVS_GL_VARYING_COMPONENT_USE_COMP3__MASK 0x000000c0
0328 #define VIVS_GL_VARYING_COMPONENT_USE_COMP3__SHIFT 6
0329 #define VIVS_GL_VARYING_COMPONENT_USE_COMP3(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP3__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP3__MASK)
0330 #define VIVS_GL_VARYING_COMPONENT_USE_COMP4__MASK 0x00000300
0331 #define VIVS_GL_VARYING_COMPONENT_USE_COMP4__SHIFT 8
0332 #define VIVS_GL_VARYING_COMPONENT_USE_COMP4(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP4__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP4__MASK)
0333 #define VIVS_GL_VARYING_COMPONENT_USE_COMP5__MASK 0x00000c00
0334 #define VIVS_GL_VARYING_COMPONENT_USE_COMP5__SHIFT 10
0335 #define VIVS_GL_VARYING_COMPONENT_USE_COMP5(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP5__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP5__MASK)
0336 #define VIVS_GL_VARYING_COMPONENT_USE_COMP6__MASK 0x00003000
0337 #define VIVS_GL_VARYING_COMPONENT_USE_COMP6__SHIFT 12
0338 #define VIVS_GL_VARYING_COMPONENT_USE_COMP6(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP6__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP6__MASK)
0339 #define VIVS_GL_VARYING_COMPONENT_USE_COMP7__MASK 0x0000c000
0340 #define VIVS_GL_VARYING_COMPONENT_USE_COMP7__SHIFT 14
0341 #define VIVS_GL_VARYING_COMPONENT_USE_COMP7(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP7__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP7__MASK)
0342 #define VIVS_GL_VARYING_COMPONENT_USE_COMP8__MASK 0x00030000
0343 #define VIVS_GL_VARYING_COMPONENT_USE_COMP8__SHIFT 16
0344 #define VIVS_GL_VARYING_COMPONENT_USE_COMP8(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP8__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP8__MASK)
0345 #define VIVS_GL_VARYING_COMPONENT_USE_COMP9__MASK 0x000c0000
0346 #define VIVS_GL_VARYING_COMPONENT_USE_COMP9__SHIFT 18
0347 #define VIVS_GL_VARYING_COMPONENT_USE_COMP9(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP9__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP9__MASK)
0348 #define VIVS_GL_VARYING_COMPONENT_USE_COMP10__MASK 0x00300000
0349 #define VIVS_GL_VARYING_COMPONENT_USE_COMP10__SHIFT 20
0350 #define VIVS_GL_VARYING_COMPONENT_USE_COMP10(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP10__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP10__MASK)
0351 #define VIVS_GL_VARYING_COMPONENT_USE_COMP11__MASK 0x00c00000
0352 #define VIVS_GL_VARYING_COMPONENT_USE_COMP11__SHIFT 22
0353 #define VIVS_GL_VARYING_COMPONENT_USE_COMP11(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP11__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP11__MASK)
0354 #define VIVS_GL_VARYING_COMPONENT_USE_COMP12__MASK 0x03000000
0355 #define VIVS_GL_VARYING_COMPONENT_USE_COMP12__SHIFT 24
0356 #define VIVS_GL_VARYING_COMPONENT_USE_COMP12(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP12__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP12__MASK)
0357 #define VIVS_GL_VARYING_COMPONENT_USE_COMP13__MASK 0x0c000000
0358 #define VIVS_GL_VARYING_COMPONENT_USE_COMP13__SHIFT 26
0359 #define VIVS_GL_VARYING_COMPONENT_USE_COMP13(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP13__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP13__MASK)
0360 #define VIVS_GL_VARYING_COMPONENT_USE_COMP14__MASK 0x30000000
0361 #define VIVS_GL_VARYING_COMPONENT_USE_COMP14__SHIFT 28
0362 #define VIVS_GL_VARYING_COMPONENT_USE_COMP14(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP14__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP14__MASK)
0363 #define VIVS_GL_VARYING_COMPONENT_USE_COMP15__MASK 0xc0000000
0364 #define VIVS_GL_VARYING_COMPONENT_USE_COMP15__SHIFT 30
0365 #define VIVS_GL_VARYING_COMPONENT_USE_COMP15(x) (((x) << VIVS_GL_VARYING_COMPONENT_USE_COMP15__SHIFT) & VIVS_GL_VARYING_COMPONENT_USE_COMP15__MASK)
0366
0367 #define VIVS_GL_UNK0382C 0x0000382c
0368
0369 #define VIVS_GL_OCCLUSION_QUERY_CONTROL 0x00003830
0370
0371 #define VIVS_GL_UNK03834 0x00003834
0372
0373 #define VIVS_GL_UNK03838 0x00003838
0374
0375 #define VIVS_GL_API_MODE 0x0000384c
0376 #define VIVS_GL_API_MODE_OPENGL 0x00000000
0377 #define VIVS_GL_API_MODE_OPENVG 0x00000001
0378 #define VIVS_GL_API_MODE_OPENCL 0x00000002
0379
0380 #define VIVS_GL_CONTEXT_POINTER 0x00003850
0381
0382 #define VIVS_GL_UNK03854 0x00003854
0383
0384 #define VIVS_GL_BUG_FIXES 0x00003860
0385
0386 #define VIVS_GL_FENCE_OUT_ADDRESS 0x00003868
0387
0388 #define VIVS_GL_FENCE_OUT_DATA_LOW 0x0000386c
0389
0390 #define VIVS_GL_HALTI5_UNK03884 0x00003884
0391
0392 #define VIVS_GL_HALTI5_SH_SPECIALS 0x00003888
0393 #define VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__MASK 0x0000007f
0394 #define VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__SHIFT 0
0395 #define VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT(x) (((x) << VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_VS_PSIZE_OUT__MASK)
0396 #define VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__MASK 0x00007f00
0397 #define VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__SHIFT 8
0398 #define VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN(x) (((x) << VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_PS_PCOORD_IN__MASK)
0399 #define VIVS_GL_HALTI5_SH_SPECIALS_UNK16__MASK 0x007f0000
0400 #define VIVS_GL_HALTI5_SH_SPECIALS_UNK16__SHIFT 16
0401 #define VIVS_GL_HALTI5_SH_SPECIALS_UNK16(x) (((x) << VIVS_GL_HALTI5_SH_SPECIALS_UNK16__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_UNK16__MASK)
0402 #define VIVS_GL_HALTI5_SH_SPECIALS_UNK24__MASK 0xff000000
0403 #define VIVS_GL_HALTI5_SH_SPECIALS_UNK24__SHIFT 24
0404 #define VIVS_GL_HALTI5_SH_SPECIALS_UNK24(x) (((x) << VIVS_GL_HALTI5_SH_SPECIALS_UNK24__SHIFT) & VIVS_GL_HALTI5_SH_SPECIALS_UNK24__MASK)
0405
0406 #define VIVS_GL_GS_UNK0388C 0x0000388c
0407
0408 #define VIVS_GL_FENCE_OUT_DATA_HIGH 0x00003898
0409
0410 #define VIVS_GL_SHADER_INDEX 0x0000389c
0411
0412 #define VIVS_GL_GS_UNK038A0(i0) (0x000038a0 + 0x4*(i0))
0413 #define VIVS_GL_GS_UNK038A0__ESIZE 0x00000004
0414 #define VIVS_GL_GS_UNK038A0__LEN 0x00000008
0415
0416 #define VIVS_GL_HALTI5_UNK038C0(i0) (0x000038c0 + 0x4*(i0))
0417 #define VIVS_GL_HALTI5_UNK038C0__ESIZE 0x00000004
0418 #define VIVS_GL_HALTI5_UNK038C0__LEN 0x00000010
0419
0420 #define VIVS_GL_SECURITY_UNK3900 0x00003900
0421
0422 #define VIVS_GL_SECURITY_UNK3904 0x00003904
0423
0424 #define VIVS_GL_UNK03A00 0x00003a00
0425
0426 #define VIVS_GL_UNK03A04 0x00003a04
0427
0428 #define VIVS_GL_UNK03A08 0x00003a08
0429
0430 #define VIVS_GL_UNK03A0C 0x00003a0c
0431
0432 #define VIVS_GL_UNK03A10 0x00003a10
0433
0434 #define VIVS_GL_STALL_TOKEN 0x00003c00
0435 #define VIVS_GL_STALL_TOKEN_FROM__MASK 0x0000001f
0436 #define VIVS_GL_STALL_TOKEN_FROM__SHIFT 0
0437 #define VIVS_GL_STALL_TOKEN_FROM(x) (((x) << VIVS_GL_STALL_TOKEN_FROM__SHIFT) & VIVS_GL_STALL_TOKEN_FROM__MASK)
0438 #define VIVS_GL_STALL_TOKEN_TO__MASK 0x00001f00
0439 #define VIVS_GL_STALL_TOKEN_TO__SHIFT 8
0440 #define VIVS_GL_STALL_TOKEN_TO(x) (((x) << VIVS_GL_STALL_TOKEN_TO__SHIFT) & VIVS_GL_STALL_TOKEN_TO__MASK)
0441 #define VIVS_GL_STALL_TOKEN_FLIP0 0x40000000
0442 #define VIVS_GL_STALL_TOKEN_FLIP1 0x80000000
0443
0444 #define VIVS_NFE 0x00000000
0445
0446 #define VIVS_NFE_VERTEX_STREAMS(i0) (0x00000000 + 0x4*(i0))
0447 #define VIVS_NFE_VERTEX_STREAMS__ESIZE 0x00000004
0448 #define VIVS_NFE_VERTEX_STREAMS__LEN 0x00000010
0449
0450 #define VIVS_NFE_VERTEX_STREAMS_BASE_ADDR(i0) (0x00014600 + 0x4*(i0))
0451
0452 #define VIVS_NFE_VERTEX_STREAMS_CONTROL(i0) (0x00014640 + 0x4*(i0))
0453
0454 #define VIVS_NFE_VERTEX_STREAMS_UNK14680(i0) (0x00014680 + 0x4*(i0))
0455
0456 #define VIVS_NFE_VERTEX_STREAMS_ROBUSTNESS_UNK146C0(i0) (0x000146c0 + 0x4*(i0))
0457
0458 #define VIVS_NFE_GENERIC_ATTRIB(i0) (0x00000000 + 0x4*(i0))
0459 #define VIVS_NFE_GENERIC_ATTRIB__ESIZE 0x00000004
0460 #define VIVS_NFE_GENERIC_ATTRIB__LEN 0x00000020
0461
0462 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0(i0) (0x00017800 + 0x4*(i0))
0463 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__MASK 0x0000000f
0464 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__SHIFT 0
0465 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE(x) (((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_TYPE__MASK)
0466 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__MASK 0x00000030
0467 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__SHIFT 4
0468 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN(x) (((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_ENDIAN__MASK)
0469 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__MASK 0x00000700
0470 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__SHIFT 8
0471 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM(x) (((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_STREAM__MASK)
0472 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__MASK 0x00003000
0473 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__SHIFT 12
0474 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM(x) (((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NUM__MASK)
0475 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE__MASK 0x0000c000
0476 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE__SHIFT 14
0477 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE_OFF 0x00000000
0478 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_NORMALIZE_ON 0x00008000
0479 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__MASK 0x00ff0000
0480 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__SHIFT 16
0481 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START(x) (((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG0_START__MASK)
0482
0483 #define VIVS_NFE_GENERIC_ATTRIB_UNK17880(i0) (0x00017880 + 0x4*(i0))
0484
0485 #define VIVS_NFE_GENERIC_ATTRIB_UNK17900(i0) (0x00017900 + 0x4*(i0))
0486
0487 #define VIVS_NFE_GENERIC_ATTRIB_UNK17980(i0) (0x00017980 + 0x4*(i0))
0488
0489 #define VIVS_NFE_GENERIC_ATTRIB_SCALE(i0) (0x00017a00 + 0x4*(i0))
0490
0491 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG1(i0) (0x00017a80 + 0x4*(i0))
0492 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__MASK 0x000000ff
0493 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__SHIFT 0
0494 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END(x) (((x) << VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__SHIFT) & VIVS_NFE_GENERIC_ATTRIB_CONFIG1_END__MASK)
0495 #define VIVS_NFE_GENERIC_ATTRIB_CONFIG1_NONCONSECUTIVE 0x00000800
0496
0497 #define VIVS_DUMMY 0x00000000
0498
0499 #define VIVS_DUMMY_DUMMY 0x0003fffc
0500
0501
0502 #endif