![]() |
|
|||
0001 /* Copyright 2021 Advanced Micro Devices, Inc. 0002 * 0003 * Permission is hereby granted, free of charge, to any person obtaining a 0004 * copy of this software and associated documentation files (the "Software"), 0005 * to deal in the Software without restriction, including without limitation 0006 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 0007 * and/or sell copies of the Software, and to permit persons to whom the 0008 * Software is furnished to do so, subject to the following conditions: 0009 * 0010 * The above copyright notice and this permission notice shall be included in 0011 * all copies or substantial portions of the Software. 0012 * 0013 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 0014 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 0015 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 0016 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 0017 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 0018 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 0019 * OTHER DEALINGS IN THE SOFTWARE. 0020 * 0021 * Authors: AMD 0022 * 0023 */ 0024 0025 #ifndef __DCN32_DPP_H__ 0026 #define __DCN32_DPP_H__ 0027 0028 #include "dcn20/dcn20_dpp.h" 0029 #include "dcn30/dcn30_dpp.h" 0030 0031 bool dpp32_construct(struct dcn3_dpp *dpp3, 0032 struct dc_context *ctx, 0033 uint32_t inst, 0034 const struct dcn3_dpp_registers *tf_regs, 0035 const struct dcn3_dpp_shift *tf_shift, 0036 const struct dcn3_dpp_mask *tf_mask); 0037 0038 #endif /* __DCN32_DPP_H__ */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |