0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016
0017
0018
0019
0020
0021
0022
0023
0024
0025
0026 #include "dce110/dce110_hw_sequencer.h"
0027 #include "dcn10/dcn10_hw_sequencer.h"
0028 #include "dcn20/dcn20_hwseq.h"
0029 #include "dcn201_hwseq.h"
0030 #include "dcn201_init.h"
0031
0032 static const struct hw_sequencer_funcs dcn201_funcs = {
0033 .program_gamut_remap = dcn10_program_gamut_remap,
0034 .init_hw = dcn201_init_hw,
0035 .power_down_on_boot = NULL,
0036 .apply_ctx_to_hw = dce110_apply_ctx_to_hw,
0037 .apply_ctx_for_surface = NULL,
0038 .program_front_end_for_ctx = dcn20_program_front_end_for_ctx,
0039 .wait_for_pending_cleared = dcn10_wait_for_pending_cleared,
0040 .post_unlock_program_front_end = dcn10_post_unlock_program_front_end,
0041 .update_plane_addr = dcn201_update_plane_addr,
0042 .update_dchub = dcn10_update_dchub,
0043 .update_pending_status = dcn10_update_pending_status,
0044 .program_output_csc = dcn20_program_output_csc,
0045 .enable_accelerated_mode = dce110_enable_accelerated_mode,
0046 .enable_timing_synchronization = dcn10_enable_timing_synchronization,
0047 .enable_per_frame_crtc_position_reset = dcn10_enable_per_frame_crtc_position_reset,
0048 .update_info_frame = dce110_update_info_frame,
0049 .send_immediate_sdp_message = dcn10_send_immediate_sdp_message,
0050 .enable_stream = dce110_enable_stream,
0051 .disable_stream = dce110_disable_stream,
0052 .unblank_stream = dcn201_unblank_stream,
0053 .blank_stream = dce110_blank_stream,
0054 .enable_audio_stream = dce110_enable_audio_stream,
0055 .disable_audio_stream = dce110_disable_audio_stream,
0056 .disable_plane = dcn10_disable_plane,
0057 .pipe_control_lock = dcn201_pipe_control_lock,
0058 .interdependent_update_lock = dcn10_lock_all_pipes,
0059 .cursor_lock = dcn10_cursor_lock,
0060 .prepare_bandwidth = dcn20_prepare_bandwidth,
0061 .optimize_bandwidth = dcn20_optimize_bandwidth,
0062 .update_bandwidth = dcn20_update_bandwidth,
0063 .set_drr = dcn10_set_drr,
0064 .get_position = dcn10_get_position,
0065 .set_static_screen_control = dcn10_set_static_screen_control,
0066 .setup_stereo = dcn10_setup_stereo,
0067 .set_avmute = dce110_set_avmute,
0068 .log_hw_state = dcn10_log_hw_state,
0069 .get_hw_state = dcn10_get_hw_state,
0070 .clear_status_bits = dcn10_clear_status_bits,
0071 .wait_for_mpcc_disconnect = dcn10_wait_for_mpcc_disconnect,
0072 .edp_backlight_control = dce110_edp_backlight_control,
0073 .edp_power_control = dce110_edp_power_control,
0074 .edp_wait_for_hpd_ready = dce110_edp_wait_for_hpd_ready,
0075 .setup_periodic_interrupt = dcn10_setup_periodic_interrupt,
0076 .set_clock = dcn10_set_clock,
0077 .get_clock = dcn10_get_clock,
0078 .program_triplebuffer = dcn20_program_triple_buffer,
0079 .dmdata_status_done = dcn20_dmdata_status_done,
0080 .set_dmdata_attributes = dcn201_set_dmdata_attributes,
0081 .get_vupdate_offset_from_vsync = dcn10_get_vupdate_offset_from_vsync,
0082 .calc_vupdate_position = dcn10_calc_vupdate_position,
0083 .set_cursor_position = dcn10_set_cursor_position,
0084 .set_cursor_attribute = dcn201_set_cursor_attribute,
0085 .set_cursor_sdr_white_level = dcn10_set_cursor_sdr_white_level,
0086 .set_backlight_level = dce110_set_backlight_level,
0087 .set_abm_immediate_disable = dce110_set_abm_immediate_disable,
0088 .set_pipe = dce110_set_pipe,
0089 .set_disp_pattern_generator = dcn20_set_disp_pattern_generator,
0090 .update_visual_confirm_color = dcn20_update_visual_confirm_color,
0091 };
0092
0093 static const struct hwseq_private_funcs dcn201_private_funcs = {
0094 .init_pipes = NULL,
0095 .update_plane_addr = dcn201_update_plane_addr,
0096 .plane_atomic_disconnect = dcn201_plane_atomic_disconnect,
0097 .program_pipe = dcn10_program_pipe,
0098 .update_mpcc = dcn201_update_mpcc,
0099 .set_input_transfer_func = dcn20_set_input_transfer_func,
0100 .set_output_transfer_func = dcn20_set_output_transfer_func,
0101 .power_down = dce110_power_down,
0102 .enable_display_power_gating = dcn10_dummy_display_power_gating,
0103 .blank_pixel_data = dcn20_blank_pixel_data,
0104 .reset_hw_ctx_wrap = dcn10_reset_hw_ctx_wrap,
0105 .enable_stream_timing = dcn20_enable_stream_timing,
0106 .edp_backlight_control = dce110_edp_backlight_control,
0107 .disable_stream_gating = NULL,
0108 .enable_stream_gating = NULL,
0109 .setup_vupdate_interrupt = dcn20_setup_vupdate_interrupt,
0110 .did_underflow_occur = dcn10_did_underflow_occur,
0111 .init_blank = dcn201_init_blank,
0112 .disable_vga = dcn10_disable_vga,
0113 .bios_golden_init = dcn10_bios_golden_init,
0114 .plane_atomic_disable = dcn10_plane_atomic_disable,
0115 .plane_atomic_power_down = dcn10_plane_atomic_power_down,
0116 .enable_power_gating_plane = dcn10_enable_power_gating_plane,
0117 .dpp_pg_control = dcn10_dpp_pg_control,
0118 .hubp_pg_control = dcn10_hubp_pg_control,
0119 .dsc_pg_control = NULL,
0120 .set_hdr_multiplier = dcn10_set_hdr_multiplier,
0121 .verify_allow_pstate_change_high = dcn10_verify_allow_pstate_change_high,
0122 .wait_for_blank_complete = dcn20_wait_for_blank_complete,
0123 .dccg_init = dcn20_dccg_init,
0124 .set_blend_lut = dcn20_set_blend_lut,
0125 .set_shaper_3dlut = dcn20_set_shaper_3dlut,
0126 };
0127
0128 void dcn201_hw_sequencer_construct(struct dc *dc)
0129 {
0130 dc->hwss = dcn201_funcs;
0131 dc->hwseq->funcs = dcn201_private_funcs;
0132 }