![]() |
|
|||
0001 /* 0002 * Copyright 2020 Advanced Micro Devices, Inc. 0003 * 0004 * Permission is hereby granted, free of charge, to any person obtaining a 0005 * copy of this software and associated documentation files (the "Software"), 0006 * to deal in the Software without restriction, including without limitation 0007 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 0008 * and/or sell copies of the Software, and to permit persons to whom the 0009 * Software is furnished to do so, subject to the following conditions: 0010 * 0011 * The above copyright notice and this permission notice shall be included in 0012 * all copies or substantial portions of the Software. 0013 * 0014 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 0015 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 0016 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 0017 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 0018 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 0019 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 0020 * OTHER DEALINGS IN THE SOFTWARE. 0021 * 0022 * Authors: AMD 0023 * 0024 */ 0025 0026 #ifndef __AMDGPU_DM_IRQ_PARAMS_H__ 0027 #define __AMDGPU_DM_IRQ_PARAMS_H__ 0028 0029 #include "amdgpu_dm_crc.h" 0030 0031 struct dm_irq_params { 0032 u32 last_flip_vblank; 0033 struct mod_vrr_params vrr_params; 0034 struct dc_stream_state *stream; 0035 int active_planes; 0036 bool allow_psr_entry; 0037 struct mod_freesync_config freesync_config; 0038 0039 #ifdef CONFIG_DEBUG_FS 0040 enum amdgpu_dm_pipe_crc_source crc_src; 0041 #ifdef CONFIG_DRM_AMD_SECURE_DISPLAY 0042 struct crc_window_parm crc_window; 0043 #endif 0044 #endif 0045 }; 0046 0047 #endif /* __AMDGPU_DM_IRQ_PARAMS_H__ */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |