![]() |
|
|||
0001 /* 0002 * Copyright 2014 Advanced Micro Devices, Inc. 0003 * 0004 * Permission is hereby granted, free of charge, to any person obtaining a 0005 * copy of this software and associated documentation files (the "Software"), 0006 * to deal in the Software without restriction, including without limitation 0007 * the rights to use, copy, modify, merge, publish, distribute, sublicense, 0008 * and/or sell copies of the Software, and to permit persons to whom the 0009 * Software is furnished to do so, subject to the following conditions: 0010 * 0011 * The above copyright notice and this permission notice shall be included in 0012 * all copies or substantial portions of the Software. 0013 * 0014 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 0015 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, 0016 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 0017 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR 0018 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, 0019 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR 0020 * OTHER DEALINGS IN THE SOFTWARE. 0021 * 0022 */ 0023 0024 #ifndef __AMDGPU_PLL_H__ 0025 #define __AMDGPU_PLL_H__ 0026 0027 void amdgpu_pll_compute(struct amdgpu_device *adev, 0028 struct amdgpu_pll *pll, 0029 u32 freq, 0030 u32 *dot_clock_p, 0031 u32 *fb_div_p, 0032 u32 *frac_fb_div_p, 0033 u32 *ref_div_p, 0034 u32 *post_div_p); 0035 u32 amdgpu_pll_get_use_mask(struct drm_crtc *crtc); 0036 int amdgpu_pll_get_shared_dp_ppll(struct drm_crtc *crtc); 0037 int amdgpu_pll_get_shared_nondp_ppll(struct drm_crtc *crtc); 0038 0039 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |