Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-only
0002 /*
0003  * Bestcomm FEC RX task microcode
0004  *
0005  * Copyright (c) 2004 Freescale Semiconductor, Inc.
0006  *
0007  * Automatically created based on BestCommAPI-2.2/code_dma/image_rtos1/dma_image.hex
0008  * on Tue Mar 22 11:19:38 2005 GMT
0009  */
0010 
0011 #include <asm/types.h>
0012 
0013 /*
0014  * The header consists of the following fields:
0015  *  u32 magic;
0016  *  u8  desc_size;
0017  *  u8  var_size;
0018  *  u8  inc_size;
0019  *  u8  first_var;
0020  *  u8  reserved[8];
0021  *
0022  * The size fields contain the number of 32-bit words.
0023  */
0024 
0025 u32 bcom_fec_rx_task[] = {
0026     /* header */
0027     0x4243544b,
0028     0x18060709,
0029     0x00000000,
0030     0x00000000,
0031 
0032     /* Task descriptors */
0033     0x808220e3, /* LCD: idx0 = var1, idx1 = var4; idx1 <= var3; idx0 += inc4, idx1 += inc3 */
0034     0x10601010, /*   DRD1A: var4 = var2; FN=0 MORE init=3 WS=0 RS=0 */
0035     0xb8800264, /*   LCD: idx2 = *idx1, idx3 = var0; idx2 < var9; idx2 += inc4, idx3 += inc4 */
0036     0x10001308, /*     DRD1A: var4 = idx1; FN=0 MORE init=0 WS=0 RS=0 */
0037     0x60140002, /*     DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT init=0 WS=2 RS=2 */
0038     0x0cccfcca, /*     DRD2B1: *idx3 = EU3(); EU3(*idx3,var10)  */
0039     0x80004000, /*   LCDEXT: idx2 = 0x00000000; ; */
0040     0xb8c58029, /*   LCD: idx3 = *(idx1 + var00000015); idx3 once var0; idx3 += inc5 */
0041     0x60000002, /*     DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT init=0 WS=0 RS=0 */
0042     0x088cf8cc, /*     DRD2B1: idx2 = EU3(); EU3(idx3,var12)  */
0043     0x991982f2, /*   LCD: idx2 = idx2, idx3 = idx3; idx2 > var11; idx2 += inc6, idx3 += inc2 */
0044     0x006acf80, /*     DRD1A: *idx3 = *idx0; FN=0 init=3 WS=1 RS=1 */
0045     0x80004000, /*   LCDEXT: idx2 = 0x00000000; ; */
0046     0x9999802d, /*   LCD: idx3 = idx3; idx3 once var0; idx3 += inc5 */
0047     0x70000002, /*     DRD2A: EU0=0 EU1=0 EU2=0 EU3=2 EXT MORE init=0 WS=0 RS=0 */
0048     0x034cfc4e, /*     DRD2B1: var13 = EU3(); EU3(*idx1,var14)  */
0049     0x00008868, /*     DRD1A: idx2 = var13; FN=0 init=0 WS=0 RS=0 */
0050     0x99198341, /*   LCD: idx2 = idx2, idx3 = idx3; idx2 > var13; idx2 += inc0, idx3 += inc1 */
0051     0x007ecf80, /*     DRD1A: *idx3 = *idx0; FN=0 init=3 WS=3 RS=3 */
0052     0x99198272, /*   LCD: idx2 = idx2, idx3 = idx3; idx2 > var9; idx2 += inc6, idx3 += inc2 */
0053     0x046acf80, /*     DRD1A: *idx3 = *idx0; FN=0 INT init=3 WS=1 RS=1 */
0054     0x9819002d, /*   LCD: idx2 = idx0; idx2 once var0; idx2 += inc5 */
0055     0x0060c790, /*     DRD1A: *idx1 = *idx2; FN=0 init=3 WS=0 RS=0 */
0056     0x000001f8, /*   NOP */
0057 
0058     /* VAR[9]-VAR[14] */
0059     0x40000000,
0060     0x7fff7fff,
0061     0x00000000,
0062     0x00000003,
0063     0x40000008,
0064     0x43ffffff,
0065 
0066     /* INC[0]-INC[6] */
0067     0x40000000,
0068     0xe0000000,
0069     0xe0000000,
0070     0xa0000008,
0071     0x20000000,
0072     0x00000000,
0073     0x4000ffff,
0074 };
0075