0001
0002
0003
0004
0005
0006 #ifndef _REGS_V5_H_
0007 #define _REGS_V5_H_
0008
0009 #include <linux/bitops.h>
0010
0011 #define REG_VERSION 0x000
0012 #define REG_STATUS 0x100
0013 #define REG_STATUS2 0x104
0014 #define REG_ENGINES_AVAIL 0x108
0015 #define REG_FIFO_SIZES 0x10c
0016 #define REG_SEG_SIZE 0x110
0017 #define REG_GOPROC 0x120
0018 #define REG_ENCR_SEG_CFG 0x200
0019 #define REG_ENCR_SEG_SIZE 0x204
0020 #define REG_ENCR_SEG_START 0x208
0021 #define REG_CNTR0_IV0 0x20c
0022 #define REG_CNTR1_IV1 0x210
0023 #define REG_CNTR2_IV2 0x214
0024 #define REG_CNTR3_IV3 0x218
0025 #define REG_CNTR_MASK 0x21C
0026 #define REG_ENCR_CCM_INT_CNTR0 0x220
0027 #define REG_ENCR_CCM_INT_CNTR1 0x224
0028 #define REG_ENCR_CCM_INT_CNTR2 0x228
0029 #define REG_ENCR_CCM_INT_CNTR3 0x22c
0030 #define REG_ENCR_XTS_DU_SIZE 0x230
0031 #define REG_CNTR_MASK2 0x234
0032 #define REG_CNTR_MASK1 0x238
0033 #define REG_CNTR_MASK0 0x23c
0034 #define REG_AUTH_SEG_CFG 0x300
0035 #define REG_AUTH_SEG_SIZE 0x304
0036 #define REG_AUTH_SEG_START 0x308
0037 #define REG_AUTH_IV0 0x310
0038 #define REG_AUTH_IV1 0x314
0039 #define REG_AUTH_IV2 0x318
0040 #define REG_AUTH_IV3 0x31c
0041 #define REG_AUTH_IV4 0x320
0042 #define REG_AUTH_IV5 0x324
0043 #define REG_AUTH_IV6 0x328
0044 #define REG_AUTH_IV7 0x32c
0045 #define REG_AUTH_IV8 0x330
0046 #define REG_AUTH_IV9 0x334
0047 #define REG_AUTH_IV10 0x338
0048 #define REG_AUTH_IV11 0x33c
0049 #define REG_AUTH_IV12 0x340
0050 #define REG_AUTH_IV13 0x344
0051 #define REG_AUTH_IV14 0x348
0052 #define REG_AUTH_IV15 0x34c
0053 #define REG_AUTH_INFO_NONCE0 0x350
0054 #define REG_AUTH_INFO_NONCE1 0x354
0055 #define REG_AUTH_INFO_NONCE2 0x358
0056 #define REG_AUTH_INFO_NONCE3 0x35c
0057 #define REG_AUTH_BYTECNT0 0x390
0058 #define REG_AUTH_BYTECNT1 0x394
0059 #define REG_AUTH_BYTECNT2 0x398
0060 #define REG_AUTH_BYTECNT3 0x39c
0061 #define REG_AUTH_EXP_MAC0 0x3a0
0062 #define REG_AUTH_EXP_MAC1 0x3a4
0063 #define REG_AUTH_EXP_MAC2 0x3a8
0064 #define REG_AUTH_EXP_MAC3 0x3ac
0065 #define REG_AUTH_EXP_MAC4 0x3b0
0066 #define REG_AUTH_EXP_MAC5 0x3b4
0067 #define REG_AUTH_EXP_MAC6 0x3b8
0068 #define REG_AUTH_EXP_MAC7 0x3bc
0069 #define REG_CONFIG 0x400
0070 #define REG_GOPROC_QC_KEY 0x1000
0071 #define REG_GOPROC_OEM_KEY 0x2000
0072 #define REG_ENCR_KEY0 0x3000
0073 #define REG_ENCR_KEY1 0x3004
0074 #define REG_ENCR_KEY2 0x3008
0075 #define REG_ENCR_KEY3 0x300c
0076 #define REG_ENCR_KEY4 0x3010
0077 #define REG_ENCR_KEY5 0x3014
0078 #define REG_ENCR_KEY6 0x3018
0079 #define REG_ENCR_KEY7 0x301c
0080 #define REG_ENCR_XTS_KEY0 0x3020
0081 #define REG_ENCR_XTS_KEY1 0x3024
0082 #define REG_ENCR_XTS_KEY2 0x3028
0083 #define REG_ENCR_XTS_KEY3 0x302c
0084 #define REG_ENCR_XTS_KEY4 0x3030
0085 #define REG_ENCR_XTS_KEY5 0x3034
0086 #define REG_ENCR_XTS_KEY6 0x3038
0087 #define REG_ENCR_XTS_KEY7 0x303c
0088 #define REG_AUTH_KEY0 0x3040
0089 #define REG_AUTH_KEY1 0x3044
0090 #define REG_AUTH_KEY2 0x3048
0091 #define REG_AUTH_KEY3 0x304c
0092 #define REG_AUTH_KEY4 0x3050
0093 #define REG_AUTH_KEY5 0x3054
0094 #define REG_AUTH_KEY6 0x3058
0095 #define REG_AUTH_KEY7 0x305c
0096 #define REG_AUTH_KEY8 0x3060
0097 #define REG_AUTH_KEY9 0x3064
0098 #define REG_AUTH_KEY10 0x3068
0099 #define REG_AUTH_KEY11 0x306c
0100 #define REG_AUTH_KEY12 0x3070
0101 #define REG_AUTH_KEY13 0x3074
0102 #define REG_AUTH_KEY14 0x3078
0103 #define REG_AUTH_KEY15 0x307c
0104
0105
0106 #define CORE_STEP_REV_SHIFT 0
0107 #define CORE_STEP_REV_MASK GENMASK(15, 0)
0108 #define CORE_MINOR_REV_SHIFT 16
0109 #define CORE_MINOR_REV_MASK GENMASK(23, 16)
0110 #define CORE_MAJOR_REV_SHIFT 24
0111 #define CORE_MAJOR_REV_MASK GENMASK(31, 24)
0112
0113
0114 #define MAC_FAILED_SHIFT 31
0115 #define DOUT_SIZE_AVAIL_SHIFT 26
0116 #define DOUT_SIZE_AVAIL_MASK GENMASK(30, 26)
0117 #define DIN_SIZE_AVAIL_SHIFT 21
0118 #define DIN_SIZE_AVAIL_MASK GENMASK(25, 21)
0119 #define HSD_ERR_SHIFT 20
0120 #define ACCESS_VIOL_SHIFT 19
0121 #define PIPE_ACTIVE_ERR_SHIFT 18
0122 #define CFG_CHNG_ERR_SHIFT 17
0123 #define DOUT_ERR_SHIFT 16
0124 #define DIN_ERR_SHIFT 15
0125 #define AXI_ERR_SHIFT 14
0126 #define CRYPTO_STATE_SHIFT 10
0127 #define CRYPTO_STATE_MASK GENMASK(13, 10)
0128 #define ENCR_BUSY_SHIFT 9
0129 #define AUTH_BUSY_SHIFT 8
0130 #define DOUT_INTR_SHIFT 7
0131 #define DIN_INTR_SHIFT 6
0132 #define OP_DONE_INTR_SHIFT 5
0133 #define ERR_INTR_SHIFT 4
0134 #define DOUT_RDY_SHIFT 3
0135 #define DIN_RDY_SHIFT 2
0136 #define OPERATION_DONE_SHIFT 1
0137 #define SW_ERR_SHIFT 0
0138
0139
0140 #define AXI_EXTRA_SHIFT 1
0141 #define LOCKED_SHIFT 2
0142
0143
0144 #define REQ_SIZE_SHIFT 17
0145 #define REQ_SIZE_MASK GENMASK(20, 17)
0146 #define REQ_SIZE_ENUM_1_BEAT 0
0147 #define REQ_SIZE_ENUM_2_BEAT 1
0148 #define REQ_SIZE_ENUM_3_BEAT 2
0149 #define REQ_SIZE_ENUM_4_BEAT 3
0150 #define REQ_SIZE_ENUM_5_BEAT 4
0151 #define REQ_SIZE_ENUM_6_BEAT 5
0152 #define REQ_SIZE_ENUM_7_BEAT 6
0153 #define REQ_SIZE_ENUM_8_BEAT 7
0154 #define REQ_SIZE_ENUM_9_BEAT 8
0155 #define REQ_SIZE_ENUM_10_BEAT 9
0156 #define REQ_SIZE_ENUM_11_BEAT 10
0157 #define REQ_SIZE_ENUM_12_BEAT 11
0158 #define REQ_SIZE_ENUM_13_BEAT 12
0159 #define REQ_SIZE_ENUM_14_BEAT 13
0160 #define REQ_SIZE_ENUM_15_BEAT 14
0161 #define REQ_SIZE_ENUM_16_BEAT 15
0162
0163 #define MAX_QUEUED_REQ_SHIFT 14
0164 #define MAX_QUEUED_REQ_MASK GENMASK(24, 16)
0165 #define ENUM_1_QUEUED_REQS 0
0166 #define ENUM_2_QUEUED_REQS 1
0167 #define ENUM_3_QUEUED_REQS 2
0168
0169 #define IRQ_ENABLES_SHIFT 10
0170 #define IRQ_ENABLES_MASK GENMASK(13, 10)
0171
0172 #define LITTLE_ENDIAN_MODE_SHIFT 9
0173 #define PIPE_SET_SELECT_SHIFT 5
0174 #define PIPE_SET_SELECT_MASK GENMASK(8, 5)
0175
0176 #define HIGH_SPD_EN_N_SHIFT 4
0177 #define MASK_DOUT_INTR_SHIFT 3
0178 #define MASK_DIN_INTR_SHIFT 2
0179 #define MASK_OP_DONE_INTR_SHIFT 1
0180 #define MASK_ERR_INTR_SHIFT 0
0181
0182
0183 #define COMP_EXP_MAC_SHIFT 24
0184 #define COMP_EXP_MAC_DISABLED 0
0185 #define COMP_EXP_MAC_ENABLED 1
0186
0187 #define F9_DIRECTION_SHIFT 23
0188 #define F9_DIRECTION_UPLINK 0
0189 #define F9_DIRECTION_DOWNLINK 1
0190
0191 #define AUTH_NONCE_NUM_WORDS_SHIFT 20
0192 #define AUTH_NONCE_NUM_WORDS_MASK GENMASK(22, 20)
0193
0194 #define USE_PIPE_KEY_AUTH_SHIFT 19
0195 #define USE_HW_KEY_AUTH_SHIFT 18
0196 #define AUTH_FIRST_SHIFT 17
0197 #define AUTH_LAST_SHIFT 16
0198
0199 #define AUTH_POS_SHIFT 14
0200 #define AUTH_POS_MASK GENMASK(15, 14)
0201 #define AUTH_POS_BEFORE 0
0202 #define AUTH_POS_AFTER 1
0203
0204 #define AUTH_SIZE_SHIFT 9
0205 #define AUTH_SIZE_MASK GENMASK(13, 9)
0206 #define AUTH_SIZE_SHA1 0
0207 #define AUTH_SIZE_SHA256 1
0208 #define AUTH_SIZE_ENUM_1_BYTES 0
0209 #define AUTH_SIZE_ENUM_2_BYTES 1
0210 #define AUTH_SIZE_ENUM_3_BYTES 2
0211 #define AUTH_SIZE_ENUM_4_BYTES 3
0212 #define AUTH_SIZE_ENUM_5_BYTES 4
0213 #define AUTH_SIZE_ENUM_6_BYTES 5
0214 #define AUTH_SIZE_ENUM_7_BYTES 6
0215 #define AUTH_SIZE_ENUM_8_BYTES 7
0216 #define AUTH_SIZE_ENUM_9_BYTES 8
0217 #define AUTH_SIZE_ENUM_10_BYTES 9
0218 #define AUTH_SIZE_ENUM_11_BYTES 10
0219 #define AUTH_SIZE_ENUM_12_BYTES 11
0220 #define AUTH_SIZE_ENUM_13_BYTES 12
0221 #define AUTH_SIZE_ENUM_14_BYTES 13
0222 #define AUTH_SIZE_ENUM_15_BYTES 14
0223 #define AUTH_SIZE_ENUM_16_BYTES 15
0224
0225 #define AUTH_MODE_SHIFT 6
0226 #define AUTH_MODE_MASK GENMASK(8, 6)
0227 #define AUTH_MODE_HASH 0
0228 #define AUTH_MODE_HMAC 1
0229 #define AUTH_MODE_CCM 0
0230 #define AUTH_MODE_CMAC 1
0231
0232 #define AUTH_KEY_SIZE_SHIFT 3
0233 #define AUTH_KEY_SIZE_MASK GENMASK(5, 3)
0234 #define AUTH_KEY_SZ_AES128 0
0235 #define AUTH_KEY_SZ_AES256 2
0236
0237 #define AUTH_ALG_SHIFT 0
0238 #define AUTH_ALG_MASK GENMASK(2, 0)
0239 #define AUTH_ALG_NONE 0
0240 #define AUTH_ALG_SHA 1
0241 #define AUTH_ALG_AES 2
0242 #define AUTH_ALG_KASUMI 3
0243 #define AUTH_ALG_SNOW3G 4
0244 #define AUTH_ALG_ZUC 5
0245
0246
0247 #define ENCR_XTS_DU_SIZE_SHIFT 0
0248 #define ENCR_XTS_DU_SIZE_MASK GENMASK(19, 0)
0249
0250
0251 #define F8_KEYSTREAM_ENABLE_SHIFT 17
0252 #define F8_KEYSTREAM_DISABLED 0
0253 #define F8_KEYSTREAM_ENABLED 1
0254
0255 #define F8_DIRECTION_SHIFT 16
0256 #define F8_DIRECTION_UPLINK 0
0257 #define F8_DIRECTION_DOWNLINK 1
0258
0259 #define USE_PIPE_KEY_ENCR_SHIFT 15
0260 #define USE_PIPE_KEY_ENCR_ENABLED 1
0261 #define USE_KEY_REGISTERS 0
0262
0263 #define USE_HW_KEY_ENCR_SHIFT 14
0264 #define USE_KEY_REG 0
0265 #define USE_HW_KEY 1
0266
0267 #define LAST_CCM_SHIFT 13
0268 #define LAST_CCM_XFR 1
0269 #define INTERM_CCM_XFR 0
0270
0271 #define CNTR_ALG_SHIFT 11
0272 #define CNTR_ALG_MASK GENMASK(12, 11)
0273 #define CNTR_ALG_NIST 0
0274
0275 #define ENCODE_SHIFT 10
0276
0277 #define ENCR_MODE_SHIFT 6
0278 #define ENCR_MODE_MASK GENMASK(9, 6)
0279 #define ENCR_MODE_ECB 0
0280 #define ENCR_MODE_CBC 1
0281 #define ENCR_MODE_CTR 2
0282 #define ENCR_MODE_XTS 3
0283 #define ENCR_MODE_CCM 4
0284
0285 #define ENCR_KEY_SZ_SHIFT 3
0286 #define ENCR_KEY_SZ_MASK GENMASK(5, 3)
0287 #define ENCR_KEY_SZ_DES 0
0288 #define ENCR_KEY_SZ_3DES 1
0289 #define ENCR_KEY_SZ_AES128 0
0290 #define ENCR_KEY_SZ_AES256 2
0291
0292 #define ENCR_ALG_SHIFT 0
0293 #define ENCR_ALG_MASK GENMASK(2, 0)
0294 #define ENCR_ALG_NONE 0
0295 #define ENCR_ALG_DES 1
0296 #define ENCR_ALG_AES 2
0297 #define ENCR_ALG_KASUMI 4
0298 #define ENCR_ALG_SNOW_3G 5
0299 #define ENCR_ALG_ZUC 6
0300
0301
0302 #define GO_SHIFT 0
0303 #define CLR_CNTXT_SHIFT 1
0304 #define RESULTS_DUMP_SHIFT 2
0305
0306
0307 #define ENCR_AES_SEL_SHIFT 0
0308 #define DES_SEL_SHIFT 1
0309 #define ENCR_SNOW3G_SEL_SHIFT 2
0310 #define ENCR_KASUMI_SEL_SHIFT 3
0311 #define SHA_SEL_SHIFT 4
0312 #define SHA512_SEL_SHIFT 5
0313 #define AUTH_AES_SEL_SHIFT 6
0314 #define AUTH_SNOW3G_SEL_SHIFT 7
0315 #define AUTH_KASUMI_SEL_SHIFT 8
0316 #define BAM_PIPE_SETS_SHIFT 9
0317 #define BAM_PIPE_SETS_MASK GENMASK(12, 9)
0318 #define AXI_WR_BEATS_SHIFT 13
0319 #define AXI_WR_BEATS_MASK GENMASK(18, 13)
0320 #define AXI_RD_BEATS_SHIFT 19
0321 #define AXI_RD_BEATS_MASK GENMASK(24, 19)
0322 #define ENCR_ZUC_SEL_SHIFT 26
0323 #define AUTH_ZUC_SEL_SHIFT 27
0324 #define ZUC_ENABLE_SHIFT 28
0325
0326 #endif