![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0 0002 * Marvell OcteonTX CPT driver 0003 * 0004 * Copyright (C) 2019 Marvell International Ltd. 0005 * 0006 * This program is free software; you can redistribute it and/or modify 0007 * it under the terms of the GNU General Public License version 2 as 0008 * published by the Free Software Foundation. 0009 */ 0010 0011 #ifndef __OTX_CPTPF_H 0012 #define __OTX_CPTPF_H 0013 0014 #include <linux/types.h> 0015 #include <linux/device.h> 0016 #include "otx_cptpf_ucode.h" 0017 0018 /* 0019 * OcteonTX CPT device structure 0020 */ 0021 struct otx_cpt_device { 0022 void __iomem *reg_base; /* Register start address */ 0023 struct pci_dev *pdev; /* Pci device handle */ 0024 struct otx_cpt_eng_grps eng_grps;/* Engine groups information */ 0025 struct list_head list; 0026 u8 pf_type; /* PF type SE or AE */ 0027 u8 max_vfs; /* Maximum number of VFs supported by the CPT */ 0028 u8 vfs_enabled; /* Number of enabled VFs */ 0029 }; 0030 0031 void otx_cpt_mbox_intr_handler(struct otx_cpt_device *cpt, int mbx); 0032 void otx_cpt_disable_all_cores(struct otx_cpt_device *cpt); 0033 0034 #endif /* __OTX_CPTPF_H */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |