![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-only */ 0002 #ifndef __CLK_PXA2XX_H 0003 #define __CLK_PXA2XX_H 0004 0005 #define CCCR (0x0000) /* Core Clock Configuration Register */ 0006 #define CCSR (0x000C) /* Core Clock Status Register */ 0007 #define CKEN (0x0004) /* Clock Enable Register */ 0008 #define OSCC (0x0008) /* Oscillator Configuration Register */ 0009 0010 #define CCCR_N_MASK 0x0380 /* Run Mode Frequency to Turbo Mode Frequency Multiplier */ 0011 #define CCCR_M_MASK 0x0060 /* Memory Frequency to Run Mode Frequency Multiplier */ 0012 #define CCCR_L_MASK 0x001f /* Crystal Frequency to Memory Frequency Multiplier */ 0013 0014 #define CCCR_CPDIS_BIT (31) 0015 #define CCCR_PPDIS_BIT (30) 0016 #define CCCR_LCD_26_BIT (27) 0017 #define CCCR_A_BIT (25) 0018 0019 #define CCSR_N2_MASK CCCR_N_MASK 0020 #define CCSR_M_MASK CCCR_M_MASK 0021 #define CCSR_L_MASK CCCR_L_MASK 0022 #define CCSR_N2_SHIFT 7 0023 0024 #define CKEN_AC97CONF (31) /* AC97 Controller Configuration */ 0025 #define CKEN_CAMERA (24) /* Camera Interface Clock Enable */ 0026 #define CKEN_SSP1 (23) /* SSP1 Unit Clock Enable */ 0027 #define CKEN_MEMC (22) /* Memory Controller Clock Enable */ 0028 #define CKEN_MEMSTK (21) /* Memory Stick Host Controller */ 0029 #define CKEN_IM (20) /* Internal Memory Clock Enable */ 0030 #define CKEN_KEYPAD (19) /* Keypad Interface Clock Enable */ 0031 #define CKEN_USIM (18) /* USIM Unit Clock Enable */ 0032 #define CKEN_MSL (17) /* MSL Unit Clock Enable */ 0033 #define CKEN_LCD (16) /* LCD Unit Clock Enable */ 0034 #define CKEN_PWRI2C (15) /* PWR I2C Unit Clock Enable */ 0035 #define CKEN_I2C (14) /* I2C Unit Clock Enable */ 0036 #define CKEN_FICP (13) /* FICP Unit Clock Enable */ 0037 #define CKEN_MMC (12) /* MMC Unit Clock Enable */ 0038 #define CKEN_USB (11) /* USB Unit Clock Enable */ 0039 #define CKEN_ASSP (10) /* ASSP (SSP3) Clock Enable */ 0040 #define CKEN_USBHOST (10) /* USB Host Unit Clock Enable */ 0041 #define CKEN_OSTIMER (9) /* OS Timer Unit Clock Enable */ 0042 #define CKEN_NSSP (9) /* NSSP (SSP2) Clock Enable */ 0043 #define CKEN_I2S (8) /* I2S Unit Clock Enable */ 0044 #define CKEN_BTUART (7) /* BTUART Unit Clock Enable */ 0045 #define CKEN_FFUART (6) /* FFUART Unit Clock Enable */ 0046 #define CKEN_STUART (5) /* STUART Unit Clock Enable */ 0047 #define CKEN_HWUART (4) /* HWUART Unit Clock Enable */ 0048 #define CKEN_SSP3 (4) /* SSP3 Unit Clock Enable */ 0049 #define CKEN_SSP (3) /* SSP Unit Clock Enable */ 0050 #define CKEN_SSP2 (3) /* SSP2 Unit Clock Enable */ 0051 #define CKEN_AC97 (2) /* AC97 Unit Clock Enable */ 0052 #define CKEN_PWM1 (1) /* PWM1 Clock Enable */ 0053 #define CKEN_PWM0 (0) /* PWM0 Clock Enable */ 0054 0055 #define OSCC_OON (1 << 1) /* 32.768kHz OON (write-once only bit) */ 0056 #define OSCC_OOK (1 << 0) /* 32.768kHz OOK (read-only bit) */ 0057 0058 #endif
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |