Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
0002 #ifndef _UAPI_ASM_X86_KVM_PARA_H
0003 #define _UAPI_ASM_X86_KVM_PARA_H
0004 
0005 #include <linux/types.h>
0006 
0007 /* This CPUID returns the signature 'KVMKVMKVM' in ebx, ecx, and edx.  It
0008  * should be used to determine that a VM is running under KVM.
0009  */
0010 #define KVM_CPUID_SIGNATURE 0x40000000
0011 #define KVM_SIGNATURE "KVMKVMKVM\0\0\0"
0012 
0013 /* This CPUID returns two feature bitmaps in eax, edx. Before enabling
0014  * a particular paravirtualization, the appropriate feature bit should
0015  * be checked in eax. The performance hint feature bit should be checked
0016  * in edx.
0017  */
0018 #define KVM_CPUID_FEATURES  0x40000001
0019 #define KVM_FEATURE_CLOCKSOURCE     0
0020 #define KVM_FEATURE_NOP_IO_DELAY    1
0021 #define KVM_FEATURE_MMU_OP      2
0022 /* This indicates that the new set of kvmclock msrs
0023  * are available. The use of 0x11 and 0x12 is deprecated
0024  */
0025 #define KVM_FEATURE_CLOCKSOURCE2        3
0026 #define KVM_FEATURE_ASYNC_PF        4
0027 #define KVM_FEATURE_STEAL_TIME      5
0028 #define KVM_FEATURE_PV_EOI      6
0029 #define KVM_FEATURE_PV_UNHALT       7
0030 #define KVM_FEATURE_PV_TLB_FLUSH    9
0031 #define KVM_FEATURE_ASYNC_PF_VMEXIT 10
0032 #define KVM_FEATURE_PV_SEND_IPI 11
0033 #define KVM_FEATURE_POLL_CONTROL    12
0034 #define KVM_FEATURE_PV_SCHED_YIELD  13
0035 #define KVM_FEATURE_ASYNC_PF_INT    14
0036 #define KVM_FEATURE_MSI_EXT_DEST_ID 15
0037 #define KVM_FEATURE_HC_MAP_GPA_RANGE    16
0038 #define KVM_FEATURE_MIGRATION_CONTROL   17
0039 
0040 #define KVM_HINTS_REALTIME      0
0041 
0042 /* The last 8 bits are used to indicate how to interpret the flags field
0043  * in pvclock structure. If no bits are set, all flags are ignored.
0044  */
0045 #define KVM_FEATURE_CLOCKSOURCE_STABLE_BIT  24
0046 
0047 #define MSR_KVM_WALL_CLOCK  0x11
0048 #define MSR_KVM_SYSTEM_TIME 0x12
0049 
0050 #define KVM_MSR_ENABLED 1
0051 /* Custom MSRs falls in the range 0x4b564d00-0x4b564dff */
0052 #define MSR_KVM_WALL_CLOCK_NEW  0x4b564d00
0053 #define MSR_KVM_SYSTEM_TIME_NEW 0x4b564d01
0054 #define MSR_KVM_ASYNC_PF_EN 0x4b564d02
0055 #define MSR_KVM_STEAL_TIME  0x4b564d03
0056 #define MSR_KVM_PV_EOI_EN      0x4b564d04
0057 #define MSR_KVM_POLL_CONTROL    0x4b564d05
0058 #define MSR_KVM_ASYNC_PF_INT    0x4b564d06
0059 #define MSR_KVM_ASYNC_PF_ACK    0x4b564d07
0060 #define MSR_KVM_MIGRATION_CONTROL   0x4b564d08
0061 
0062 struct kvm_steal_time {
0063     __u64 steal;
0064     __u32 version;
0065     __u32 flags;
0066     __u8  preempted;
0067     __u8  u8_pad[3];
0068     __u32 pad[11];
0069 };
0070 
0071 #define KVM_VCPU_PREEMPTED          (1 << 0)
0072 #define KVM_VCPU_FLUSH_TLB          (1 << 1)
0073 
0074 #define KVM_CLOCK_PAIRING_WALLCLOCK 0
0075 struct kvm_clock_pairing {
0076     __s64 sec;
0077     __s64 nsec;
0078     __u64 tsc;
0079     __u32 flags;
0080     __u32 pad[9];
0081 };
0082 
0083 #define KVM_STEAL_ALIGNMENT_BITS 5
0084 #define KVM_STEAL_VALID_BITS ((-1ULL << (KVM_STEAL_ALIGNMENT_BITS + 1)))
0085 #define KVM_STEAL_RESERVED_MASK (((1 << KVM_STEAL_ALIGNMENT_BITS) - 1 ) << 1)
0086 
0087 #define KVM_MAX_MMU_OP_BATCH           32
0088 
0089 #define KVM_ASYNC_PF_ENABLED            (1 << 0)
0090 #define KVM_ASYNC_PF_SEND_ALWAYS        (1 << 1)
0091 #define KVM_ASYNC_PF_DELIVERY_AS_PF_VMEXIT  (1 << 2)
0092 #define KVM_ASYNC_PF_DELIVERY_AS_INT        (1 << 3)
0093 
0094 /* MSR_KVM_ASYNC_PF_INT */
0095 #define KVM_ASYNC_PF_VEC_MASK           GENMASK(7, 0)
0096 
0097 /* MSR_KVM_MIGRATION_CONTROL */
0098 #define KVM_MIGRATION_READY     (1 << 0)
0099 
0100 /* KVM_HC_MAP_GPA_RANGE */
0101 #define KVM_MAP_GPA_RANGE_PAGE_SZ_4K    0
0102 #define KVM_MAP_GPA_RANGE_PAGE_SZ_2M    (1 << 0)
0103 #define KVM_MAP_GPA_RANGE_PAGE_SZ_1G    (1 << 1)
0104 #define KVM_MAP_GPA_RANGE_ENC_STAT(n)   (n << 4)
0105 #define KVM_MAP_GPA_RANGE_ENCRYPTED KVM_MAP_GPA_RANGE_ENC_STAT(1)
0106 #define KVM_MAP_GPA_RANGE_DECRYPTED KVM_MAP_GPA_RANGE_ENC_STAT(0)
0107 
0108 /* Operations for KVM_HC_MMU_OP */
0109 #define KVM_MMU_OP_WRITE_PTE            1
0110 #define KVM_MMU_OP_FLUSH_TLB            2
0111 #define KVM_MMU_OP_RELEASE_PT           3
0112 
0113 /* Payload for KVM_HC_MMU_OP */
0114 struct kvm_mmu_op_header {
0115     __u32 op;
0116     __u32 pad;
0117 };
0118 
0119 struct kvm_mmu_op_write_pte {
0120     struct kvm_mmu_op_header header;
0121     __u64 pte_phys;
0122     __u64 pte_val;
0123 };
0124 
0125 struct kvm_mmu_op_flush_tlb {
0126     struct kvm_mmu_op_header header;
0127 };
0128 
0129 struct kvm_mmu_op_release_pt {
0130     struct kvm_mmu_op_header header;
0131     __u64 pt_phys;
0132 };
0133 
0134 #define KVM_PV_REASON_PAGE_NOT_PRESENT 1
0135 #define KVM_PV_REASON_PAGE_READY 2
0136 
0137 struct kvm_vcpu_pv_apf_data {
0138     /* Used for 'page not present' events delivered via #PF */
0139     __u32 flags;
0140 
0141     /* Used for 'page ready' events delivered via interrupt notification */
0142     __u32 token;
0143 
0144     __u8 pad[56];
0145     __u32 enabled;
0146 };
0147 
0148 #define KVM_PV_EOI_BIT 0
0149 #define KVM_PV_EOI_MASK (0x1 << KVM_PV_EOI_BIT)
0150 #define KVM_PV_EOI_ENABLED KVM_PV_EOI_MASK
0151 #define KVM_PV_EOI_DISABLED 0x0
0152 
0153 #endif /* _UAPI_ASM_X86_KVM_PARA_H */