0001
0002
0003
0004
0005
0006
0007
0008 #define load_16way(src, x0, x1, x2, x3, x4, x5, x6, x7) \
0009 vmovdqu (0*32)(src), x0; \
0010 vmovdqu (1*32)(src), x1; \
0011 vmovdqu (2*32)(src), x2; \
0012 vmovdqu (3*32)(src), x3; \
0013 vmovdqu (4*32)(src), x4; \
0014 vmovdqu (5*32)(src), x5; \
0015 vmovdqu (6*32)(src), x6; \
0016 vmovdqu (7*32)(src), x7;
0017
0018 #define store_16way(dst, x0, x1, x2, x3, x4, x5, x6, x7) \
0019 vmovdqu x0, (0*32)(dst); \
0020 vmovdqu x1, (1*32)(dst); \
0021 vmovdqu x2, (2*32)(dst); \
0022 vmovdqu x3, (3*32)(dst); \
0023 vmovdqu x4, (4*32)(dst); \
0024 vmovdqu x5, (5*32)(dst); \
0025 vmovdqu x6, (6*32)(dst); \
0026 vmovdqu x7, (7*32)(dst);
0027
0028 #define store_cbc_16way(src, dst, x0, x1, x2, x3, x4, x5, x6, x7, t0) \
0029 vpxor t0, t0, t0; \
0030 vinserti128 $1, (src), t0, t0; \
0031 vpxor t0, x0, x0; \
0032 vpxor (0*32+16)(src), x1, x1; \
0033 vpxor (1*32+16)(src), x2, x2; \
0034 vpxor (2*32+16)(src), x3, x3; \
0035 vpxor (3*32+16)(src), x4, x4; \
0036 vpxor (4*32+16)(src), x5, x5; \
0037 vpxor (5*32+16)(src), x6, x6; \
0038 vpxor (6*32+16)(src), x7, x7; \
0039 store_16way(dst, x0, x1, x2, x3, x4, x5, x6, x7);