Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /*
0003  * tsunami.h:  Module specific definitions for Tsunami V8 Sparcs
0004  *
0005  * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
0006  */
0007 
0008 #ifndef _SPARC_TSUNAMI_H
0009 #define _SPARC_TSUNAMI_H
0010 
0011 #include <asm/asi.h>
0012 
0013 /* The MMU control register on the Tsunami:
0014  *
0015  * -----------------------------------------------------------------------
0016  * | implvers |SW|AV|DV|MV| RSV |PC|ITD|ALC| RSV |PE| RC |IE|DE|RSV|NF|ME|
0017  * -----------------------------------------------------------------------
0018  *  31      24 23 22 21 20 19-18 17  16 14  13-12 11 10-9  8  7 6-2  1  0
0019  *
0020  * SW: Enable Software Table Walks  0=off 1=on
0021  * AV: Address View bit
0022  * DV: Data View bit
0023  * MV: Memory View bit
0024  * PC: Parity Control
0025  * ITD: ITBR disable
0026  * ALC: Alternate Cacheable
0027  * PE: Parity Enable   0=off 1=on
0028  * RC: Refresh Control
0029  * IE: Instruction cache Enable  0=off 1=on
0030  * DE: Data cache Enable  0=off 1=on
0031  * NF: No Fault, same as all other SRMMUs
0032  * ME: MMU Enable, same as all other SRMMUs
0033  */
0034 
0035 #define TSUNAMI_SW        0x00800000
0036 #define TSUNAMI_AV        0x00400000
0037 #define TSUNAMI_DV        0x00200000
0038 #define TSUNAMI_MV        0x00100000
0039 #define TSUNAMI_PC        0x00020000
0040 #define TSUNAMI_ITD       0x00010000
0041 #define TSUNAMI_ALC       0x00008000
0042 #define TSUNAMI_PE        0x00001000
0043 #define TSUNAMI_RCMASK    0x00000C00
0044 #define TSUNAMI_IENAB     0x00000200
0045 #define TSUNAMI_DENAB     0x00000100
0046 #define TSUNAMI_NF        0x00000002
0047 #define TSUNAMI_ME        0x00000001
0048 
0049 static inline void tsunami_flush_icache(void)
0050 {
0051     __asm__ __volatile__("sta %%g0, [%%g0] %0\n\t"
0052                  : /* no outputs */
0053                  : "i" (ASI_M_IC_FLCLEAR)
0054                  : "memory");
0055 }
0056 
0057 static inline void tsunami_flush_dcache(void)
0058 {
0059     __asm__ __volatile__("sta %%g0, [%%g0] %0\n\t"
0060                  : /* no outputs */
0061                  : "i" (ASI_M_DC_FLCLEAR)
0062                  : "memory");
0063 }
0064 
0065 #endif /* !(_SPARC_TSUNAMI_H) */