include/asm/fhc.h

0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /* fhc.h: FHC and Clock board register definitions.
0003  *
0004  * Copyright (C) 1997, 1999 David S. Miller (davem@redhat.com)
0005  */
0006
0007 #ifndef _SPARC64_FHC_H
0008 #define _SPARC64_FHC_H
0009
0010 /* Clock board register offsets. */
0011 #define CLOCK_CTRL  0x00UL  /* Main control */
0012 #define CLOCK_STAT1 0x10UL  /* Status one */
0013 #define CLOCK_STAT2 0x20UL  /* Status two */
0014 #define CLOCK_PWRSTAT   0x30UL  /* Power status */
0015 #define CLOCK_PWRPRES   0x40UL  /* Power presence */
0016 #define CLOCK_TEMP  0x50UL  /* Temperature */
0017 #define CLOCK_IRQDIAG   0x60UL  /* IRQ diagnostics */
0018 #define CLOCK_PWRSTAT2  0x70UL  /* Power status two */
0019
0020 #define CLOCK_CTRL_LLED     0x04    /* Left LED, 0 == on */
0021 #define CLOCK_CTRL_MLED     0x02    /* Mid LED, 1 == on */
0022 #define CLOCK_CTRL_RLED     0x01    /* RIght LED, 1 == on */
0023
0024 /* Firehose controller register offsets */
0025 #define FHC_PREGS_ID    0x00UL  /* FHC ID */
0026 #define  FHC_ID_VERS        0xf0000000 /* Version of this FHC       */
0027 #define  FHC_ID_PARTID      0x0ffff000 /* Part ID code (0x0f9f == FHC)  */
0028 #define  FHC_ID_MANUF       0x0000007e /* Manufacturer (0x3e == SUN's JEDEC)*/
0029 #define  FHC_ID_RESV        0x00000001 /* Read as one           */
0030 #define FHC_PREGS_RCS   0x10UL  /* FHC Reset Control/Status Register */
0031 #define  FHC_RCS_POR        0x80000000 /* Last reset was a power cycle  */
0032 #define  FHC_RCS_SPOR       0x40000000 /* Last reset was sw power on reset  */
0033 #define  FHC_RCS_SXIR       0x20000000 /* Last reset was sw XIR reset   */
0034 #define  FHC_RCS_BPOR       0x10000000 /* Last reset was due to POR button  */
0035 #define  FHC_RCS_BXIR       0x08000000 /* Last reset was due to XIR button  */
0036 #define  FHC_RCS_WEVENT     0x04000000 /* CPU reset was due to wakeup event */
0037 #define  FHC_RCS_CFATAL     0x02000000 /* Centerplane Fatal Error signalled */
0038 #define  FHC_RCS_FENAB      0x01000000 /* Fatal errors elicit system reset  */
0039 #define FHC_PREGS_CTRL  0x20UL  /* FHC Control Register */
0040 #define  FHC_CONTROL_ICS    0x00100000 /* Ignore Centerplane Signals    */
0041 #define  FHC_CONTROL_FRST   0x00080000 /* Fatal Error Reset Enable      */
0042 #define  FHC_CONTROL_LFAT   0x00040000 /* AC/DC signalled a local error */
0043 #define  FHC_CONTROL_SLINE  0x00010000 /* Firmware Synchronization Line */
0044 #define  FHC_CONTROL_DCD    0x00008000 /* DC-->DC Converter Disable     */
0045 #define  FHC_CONTROL_POFF   0x00004000 /* AC/DC Controller PLL Disable  */
0046 #define  FHC_CONTROL_FOFF   0x00002000 /* FHC Controller PLL Disable    */
0047 #define  FHC_CONTROL_AOFF   0x00001000 /* CPU A SRAM/SBD Low Power Mode */
0048 #define  FHC_CONTROL_BOFF   0x00000800 /* CPU B SRAM/SBD Low Power Mode */
0049 #define  FHC_CONTROL_PSOFF  0x00000400 /* Turns off this FHC's power supply */
0050 #define  FHC_CONTROL_IXIST  0x00000200 /* 0=FHC tells clock board it exists */
0051 #define  FHC_CONTROL_XMSTR  0x00000100 /* 1=Causes this FHC to be XIR master*/
0052 #define  FHC_CONTROL_LLED   0x00000040 /* 0=Left LED ON         */
0053 #define  FHC_CONTROL_MLED   0x00000020 /* 1=Middle LED ON           */
0054 #define  FHC_CONTROL_RLED   0x00000010 /* 1=Right LED           */
0055 #define  FHC_CONTROL_BPINS  0x00000003 /* Spare Bidirectional Pins      */
0056 #define FHC_PREGS_BSR   0x30UL  /* FHC Board Status Register */
0057 #define  FHC_BSR_DA64       0x00040000 /* Port A: 0=128bit 1=64bit data path */
0058 #define  FHC_BSR_DB64       0x00020000 /* Port B: 0=128bit 1=64bit data path */
0059 #define  FHC_BSR_BID        0x0001e000 /* Board ID                           */
0060 #define  FHC_BSR_SA     0x00001c00 /* Port A UPA Speed (from the pins)   */
0061 #define  FHC_BSR_SB     0x00000380 /* Port B UPA Speed (from the pins)   */
0062 #define  FHC_BSR_NDIAG      0x00000040 /* Not in Diag Mode                   */
0063 #define  FHC_BSR_NTBED      0x00000020 /* Not in TestBED Mode                */
0064 #define  FHC_BSR_NIA        0x0000001c /* Jumper, bit 18 in PROM space       */
0065 #define  FHC_BSR_SI     0x00000001 /* Spare input pin value              */
0066 #define FHC_PREGS_ECC   0x40UL  /* FHC ECC Control Register (16 bits) */
0067 #define FHC_PREGS_JCTRL 0xf0UL  /* FHC JTAG Control Register */
0068 #define  FHC_JTAG_CTRL_MENAB    0x80000000 /* Indicates this is JTAG Master  */
0069 #define  FHC_JTAG_CTRL_MNONE    0x40000000 /* Indicates no JTAG Master present   */
0070 #define FHC_PREGS_JCMD  0x100UL /* FHC JTAG Command Register */
0071 #define FHC_IREG_IGN    0x00UL  /* This FHC's IGN */
0072 #define FHC_FFREGS_IMAP 0x00UL  /* FHC Fanfail IMAP */
0073 #define FHC_FFREGS_ICLR 0x10UL  /* FHC Fanfail ICLR */
0074 #define FHC_SREGS_IMAP  0x00UL  /* FHC System IMAP */
0075 #define FHC_SREGS_ICLR  0x10UL  /* FHC System ICLR */
0076 #define FHC_UREGS_IMAP  0x00UL  /* FHC Uart IMAP */
0077 #define FHC_UREGS_ICLR  0x10UL  /* FHC Uart ICLR */
0078 #define FHC_TREGS_IMAP  0x00UL  /* FHC TOD IMAP */
0079 #define FHC_TREGS_ICLR  0x10UL  /* FHC TOD ICLR */
0080
0081 #endif /* !(_SPARC64_FHC_H) */