![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0 */ 0002 #ifndef _SPARC_CONTREGS_H 0003 #define _SPARC_CONTREGS_H 0004 0005 /* contregs.h: Addresses of registers in the ASI_CONTROL alternate address 0006 * space. These are for the mmu's context register, etc. 0007 * 0008 * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu) 0009 */ 0010 0011 /* s=Swift, h=Ross_HyperSPARC, v=TI_Viking, t=Tsunami, r=Ross_Cypress */ 0012 #define AC_M_PCR 0x0000 /* shv Processor Control Reg */ 0013 #define AC_M_CTPR 0x0100 /* shv Context Table Pointer Reg */ 0014 #define AC_M_CXR 0x0200 /* shv Context Register */ 0015 #define AC_M_SFSR 0x0300 /* shv Synchronous Fault Status Reg */ 0016 #define AC_M_SFAR 0x0400 /* shv Synchronous Fault Address Reg */ 0017 #define AC_M_AFSR 0x0500 /* hv Asynchronous Fault Status Reg */ 0018 #define AC_M_AFAR 0x0600 /* hv Asynchronous Fault Address Reg */ 0019 #define AC_M_RESET 0x0700 /* hv Reset Reg */ 0020 #define AC_M_RPR 0x1000 /* hv Root Pointer Reg */ 0021 #define AC_M_TSUTRCR 0x1000 /* s TLB Replacement Ctrl Reg */ 0022 #define AC_M_IAPTP 0x1100 /* hv Instruction Access PTP */ 0023 #define AC_M_DAPTP 0x1200 /* hv Data Access PTP */ 0024 #define AC_M_ITR 0x1300 /* hv Index Tag Register */ 0025 #define AC_M_TRCR 0x1400 /* hv TLB Replacement Control Reg */ 0026 #define AC_M_SFSRX 0x1300 /* s Synch Fault Status Reg prim */ 0027 #define AC_M_SFARX 0x1400 /* s Synch Fault Address Reg prim */ 0028 #define AC_M_RPR1 0x1500 /* h Root Pointer Reg (entry 2) */ 0029 #define AC_M_IAPTP1 0x1600 /* h Instruction Access PTP (entry 2) */ 0030 #define AC_M_DAPTP1 0x1700 /* h Data Access PTP (entry 2) */ 0031 0032 #endif /* _SPARC_CONTREGS_H */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |