0001
0002
0003
0004
0005
0006
0007
0008 #ifndef _SPARC64_APB_H
0009 #define _SPARC64_APB_H
0010
0011 #define APB_TICK_REGISTER 0xb0
0012 #define APB_INT_ACK 0xb8
0013 #define APB_PRIMARY_MASTER_RETRY_LIMIT 0xc0
0014 #define APB_DMA_ASFR 0xc8
0015 #define APB_DMA_AFAR 0xd0
0016 #define APB_PIO_TARGET_RETRY_LIMIT 0xd8
0017 #define APB_PIO_TARGET_LATENCY_TIMER 0xd9
0018 #define APB_DMA_TARGET_RETRY_LIMIT 0xda
0019 #define APB_DMA_TARGET_LATENCY_TIMER 0xdb
0020 #define APB_SECONDARY_MASTER_RETRY_LIMIT 0xdc
0021 #define APB_SECONDARY_CONTROL 0xdd
0022 #define APB_IO_ADDRESS_MAP 0xde
0023 #define APB_MEM_ADDRESS_MAP 0xdf
0024
0025 #define APB_PCI_CONTROL_LOW 0xe0
0026 # define APB_PCI_CTL_LOW_ARB_PARK (1 << 21)
0027 # define APB_PCI_CTL_LOW_ERRINT_EN (1 << 8)
0028
0029 #define APB_PCI_CONTROL_HIGH 0xe4
0030 # define APB_PCI_CTL_HIGH_SERR (1 << 2)
0031 # define APB_PCI_CTL_HIGH_ARBITER_EN (1 << 0)
0032
0033 #define APB_PIO_ASFR 0xe8
0034 #define APB_PIO_AFAR 0xf0
0035 #define APB_DIAG_REGISTER 0xf8
0036
0037 #endif