Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0 */
0002 /*
0003  * Copyright IBM Corp. 1999, 2016
0004  * Author(s): Martin Schwidefsky <schwidefsky@de.ibm.com>,
0005  *        Denis Joseph Barrow,
0006  *        Arnd Bergmann,
0007  */
0008 
0009 #ifndef __ARCH_S390_ATOMIC__
0010 #define __ARCH_S390_ATOMIC__
0011 
0012 #include <linux/compiler.h>
0013 #include <linux/types.h>
0014 #include <asm/atomic_ops.h>
0015 #include <asm/barrier.h>
0016 #include <asm/cmpxchg.h>
0017 
0018 static inline int arch_atomic_read(const atomic_t *v)
0019 {
0020     return __atomic_read(v);
0021 }
0022 #define arch_atomic_read arch_atomic_read
0023 
0024 static inline void arch_atomic_set(atomic_t *v, int i)
0025 {
0026     __atomic_set(v, i);
0027 }
0028 #define arch_atomic_set arch_atomic_set
0029 
0030 static inline int arch_atomic_add_return(int i, atomic_t *v)
0031 {
0032     return __atomic_add_barrier(i, &v->counter) + i;
0033 }
0034 #define arch_atomic_add_return arch_atomic_add_return
0035 
0036 static inline int arch_atomic_fetch_add(int i, atomic_t *v)
0037 {
0038     return __atomic_add_barrier(i, &v->counter);
0039 }
0040 #define arch_atomic_fetch_add arch_atomic_fetch_add
0041 
0042 static inline void arch_atomic_add(int i, atomic_t *v)
0043 {
0044     __atomic_add(i, &v->counter);
0045 }
0046 #define arch_atomic_add arch_atomic_add
0047 
0048 #define arch_atomic_sub(_i, _v)     arch_atomic_add(-(int)(_i), _v)
0049 #define arch_atomic_sub_return(_i, _v)  arch_atomic_add_return(-(int)(_i), _v)
0050 #define arch_atomic_fetch_sub(_i, _v)   arch_atomic_fetch_add(-(int)(_i), _v)
0051 
0052 #define ATOMIC_OPS(op)                          \
0053 static inline void arch_atomic_##op(int i, atomic_t *v)         \
0054 {                                   \
0055     __atomic_##op(i, &v->counter);                  \
0056 }                                   \
0057 static inline int arch_atomic_fetch_##op(int i, atomic_t *v)        \
0058 {                                   \
0059     return __atomic_##op##_barrier(i, &v->counter);         \
0060 }
0061 
0062 ATOMIC_OPS(and)
0063 ATOMIC_OPS(or)
0064 ATOMIC_OPS(xor)
0065 
0066 #undef ATOMIC_OPS
0067 
0068 #define arch_atomic_and         arch_atomic_and
0069 #define arch_atomic_or          arch_atomic_or
0070 #define arch_atomic_xor         arch_atomic_xor
0071 #define arch_atomic_fetch_and       arch_atomic_fetch_and
0072 #define arch_atomic_fetch_or        arch_atomic_fetch_or
0073 #define arch_atomic_fetch_xor       arch_atomic_fetch_xor
0074 
0075 #define arch_atomic_xchg(v, new)    (arch_xchg(&((v)->counter), new))
0076 
0077 static inline int arch_atomic_cmpxchg(atomic_t *v, int old, int new)
0078 {
0079     return __atomic_cmpxchg(&v->counter, old, new);
0080 }
0081 #define arch_atomic_cmpxchg arch_atomic_cmpxchg
0082 
0083 #define ATOMIC64_INIT(i)  { (i) }
0084 
0085 static inline s64 arch_atomic64_read(const atomic64_t *v)
0086 {
0087     return __atomic64_read(v);
0088 }
0089 #define arch_atomic64_read arch_atomic64_read
0090 
0091 static inline void arch_atomic64_set(atomic64_t *v, s64 i)
0092 {
0093     __atomic64_set(v, i);
0094 }
0095 #define arch_atomic64_set arch_atomic64_set
0096 
0097 static inline s64 arch_atomic64_add_return(s64 i, atomic64_t *v)
0098 {
0099     return __atomic64_add_barrier(i, (long *)&v->counter) + i;
0100 }
0101 #define arch_atomic64_add_return arch_atomic64_add_return
0102 
0103 static inline s64 arch_atomic64_fetch_add(s64 i, atomic64_t *v)
0104 {
0105     return __atomic64_add_barrier(i, (long *)&v->counter);
0106 }
0107 #define arch_atomic64_fetch_add arch_atomic64_fetch_add
0108 
0109 static inline void arch_atomic64_add(s64 i, atomic64_t *v)
0110 {
0111     __atomic64_add(i, (long *)&v->counter);
0112 }
0113 #define arch_atomic64_add arch_atomic64_add
0114 
0115 #define arch_atomic64_xchg(v, new)  (arch_xchg(&((v)->counter), new))
0116 
0117 static inline s64 arch_atomic64_cmpxchg(atomic64_t *v, s64 old, s64 new)
0118 {
0119     return __atomic64_cmpxchg((long *)&v->counter, old, new);
0120 }
0121 #define arch_atomic64_cmpxchg arch_atomic64_cmpxchg
0122 
0123 #define ATOMIC64_OPS(op)                        \
0124 static inline void arch_atomic64_##op(s64 i, atomic64_t *v)     \
0125 {                                   \
0126     __atomic64_##op(i, (long *)&v->counter);            \
0127 }                                   \
0128 static inline long arch_atomic64_fetch_##op(s64 i, atomic64_t *v)   \
0129 {                                   \
0130     return __atomic64_##op##_barrier(i, (long *)&v->counter);   \
0131 }
0132 
0133 ATOMIC64_OPS(and)
0134 ATOMIC64_OPS(or)
0135 ATOMIC64_OPS(xor)
0136 
0137 #undef ATOMIC64_OPS
0138 
0139 #define arch_atomic64_and       arch_atomic64_and
0140 #define arch_atomic64_or        arch_atomic64_or
0141 #define arch_atomic64_xor       arch_atomic64_xor
0142 #define arch_atomic64_fetch_and     arch_atomic64_fetch_and
0143 #define arch_atomic64_fetch_or      arch_atomic64_fetch_or
0144 #define arch_atomic64_fetch_xor     arch_atomic64_fetch_xor
0145 
0146 #define arch_atomic64_sub_return(_i, _v) arch_atomic64_add_return(-(s64)(_i), _v)
0147 #define arch_atomic64_fetch_sub(_i, _v)  arch_atomic64_fetch_add(-(s64)(_i), _v)
0148 #define arch_atomic64_sub(_i, _v)    arch_atomic64_add(-(s64)(_i), _v)
0149 
0150 #endif /* __ARCH_S390_ATOMIC__  */