Back to home page

OSCL-LXR

 
 

    


0001 /* SPDX-License-Identifier: GPL-2.0-only */
0002 #ifndef _POWERPC_SYSDEV_MPIC_H
0003 #define _POWERPC_SYSDEV_MPIC_H
0004 
0005 /*
0006  * Copyright 2006-2007, Michael Ellerman, IBM Corporation.
0007  */
0008 
0009 #ifdef CONFIG_PCI_MSI
0010 extern void mpic_msi_reserve_hwirq(struct mpic *mpic, irq_hw_number_t hwirq);
0011 int __init mpic_msi_init_allocator(struct mpic *mpic);
0012 int __init mpic_u3msi_init(struct mpic *mpic);
0013 #else
0014 static inline void mpic_msi_reserve_hwirq(struct mpic *mpic,
0015                       irq_hw_number_t hwirq)
0016 {
0017     return;
0018 }
0019 
0020 static inline int mpic_u3msi_init(struct mpic *mpic)
0021 {
0022     return -1;
0023 }
0024 #endif
0025 
0026 #if defined(CONFIG_PCI_MSI) && defined(CONFIG_PPC_PASEMI)
0027 int __init mpic_pasemi_msi_init(struct mpic *mpic);
0028 #else
0029 static inline int mpic_pasemi_msi_init(struct mpic *mpic) { return -1; }
0030 #endif
0031 
0032 extern int mpic_set_irq_type(struct irq_data *d, unsigned int flow_type);
0033 extern void mpic_set_vector(unsigned int virq, unsigned int vector);
0034 extern int mpic_set_affinity(struct irq_data *d,
0035                  const struct cpumask *cpumask, bool force);
0036 extern void mpic_reset_core(int cpu);
0037 
0038 #ifdef CONFIG_FSL_SOC
0039 extern int mpic_map_error_int(struct mpic *mpic, unsigned int virq, irq_hw_number_t  hw);
0040 void __init mpic_err_int_init(struct mpic *mpic, irq_hw_number_t irqnum);
0041 int __init mpic_setup_error_int(struct mpic *mpic, int intvec);
0042 #else
0043 static inline int mpic_map_error_int(struct mpic *mpic, unsigned int virq, irq_hw_number_t  hw)
0044 {
0045     return 0;
0046 }
0047 
0048 
0049 static inline void mpic_err_int_init(struct mpic *mpic, irq_hw_number_t irqnum)
0050 {
0051     return;
0052 }
0053 
0054 static inline int mpic_setup_error_int(struct mpic *mpic, int intvec)
0055 {
0056     return -1;
0057 }
0058 #endif
0059 
0060 #endif /* _POWERPC_SYSDEV_MPIC_H */