0001
0002
0003
0004
0005
0006
0007
0008
0009
0010
0011
0012
0013
0014
0015
0016 #include <linux/pci.h>
0017 #include <asm/udbg.h>
0018 #include <asm/mpic.h>
0019 #include <sysdev/fsl_soc.h>
0020 #include <sysdev/fsl_pci.h>
0021
0022 #include "mpc85xx.h"
0023
0024 void __init mvme2500_pic_init(void)
0025 {
0026 struct mpic *mpic = mpic_alloc(NULL, 0,
0027 MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU,
0028 0, 256, " OpenPIC ");
0029 BUG_ON(mpic == NULL);
0030 mpic_init(mpic);
0031 }
0032
0033
0034
0035
0036 static void __init mvme2500_setup_arch(void)
0037 {
0038 if (ppc_md.progress)
0039 ppc_md.progress("mvme2500_setup_arch()", 0);
0040 fsl_pci_assign_primary();
0041 pr_info("MVME2500 board from Artesyn\n");
0042 }
0043
0044 machine_arch_initcall(mvme2500, mpc85xx_common_publish_devices);
0045
0046
0047
0048
0049 static int __init mvme2500_probe(void)
0050 {
0051 return of_machine_is_compatible("artesyn,MVME2500");
0052 }
0053
0054 define_machine(mvme2500) {
0055 .name = "MVME2500",
0056 .probe = mvme2500_probe,
0057 .setup_arch = mvme2500_setup_arch,
0058 .init_IRQ = mvme2500_pic_init,
0059 #ifdef CONFIG_PCI
0060 .pcibios_fixup_bus = fsl_pcibios_fixup_bus,
0061 .pcibios_fixup_phb = fsl_pcibios_fixup_phb,
0062 #endif
0063 .get_irq = mpic_get_irq,
0064 .calibrate_decr = generic_calibrate_decr,
0065 .progress = udbg_progress,
0066 };