![]() |
|
|||
0001 /* SPDX-License-Identifier: GPL-2.0-or-later */ 0002 /* 0003 * PQ2/mpc8260 board-specific stuff 0004 * 0005 * A collection of structures, addresses, and values associated with 0006 * the Freescale MPC8260ADS/MPC8266ADS-PCI boards. 0007 * Copied from the RPX-Classic and SBS8260 stuff. 0008 * 0009 * Author: Vitaly Bordug <vbordug@ru.mvista.com> 0010 * 0011 * Originally written by Dan Malek for Motorola MPC8260 family 0012 * 0013 * Copyright (c) 2001 Dan Malek <dan@embeddedalley.com> 0014 * Copyright (c) 2006 MontaVista Software, Inc. 0015 */ 0016 0017 #ifdef __KERNEL__ 0018 #ifndef __MACH_ADS8260_DEFS 0019 #define __MACH_ADS8260_DEFS 0020 0021 #include <linux/seq_file.h> 0022 0023 /* The ADS8260 has 16, 32-bit wide control/status registers, accessed 0024 * only on word boundaries. 0025 * Not all are used (yet), or are interesting to us (yet). 0026 */ 0027 0028 /* Things of interest in the CSR. 0029 */ 0030 #define BCSR0_LED0 ((uint)0x02000000) /* 0 == on */ 0031 #define BCSR0_LED1 ((uint)0x01000000) /* 0 == on */ 0032 #define BCSR1_FETHIEN ((uint)0x08000000) /* 0 == enable*/ 0033 #define BCSR1_FETH_RST ((uint)0x04000000) /* 0 == reset */ 0034 #define BCSR1_RS232_EN1 ((uint)0x02000000) /* 0 ==enable */ 0035 #define BCSR1_RS232_EN2 ((uint)0x01000000) /* 0 ==enable */ 0036 #define BCSR3_FETHIEN2 ((uint)0x10000000) /* 0 == enable*/ 0037 #define BCSR3_FETH2_RST ((uint)0x80000000) /* 0 == reset */ 0038 0039 #endif /* __MACH_ADS8260_DEFS */ 0040 #endif /* __KERNEL__ */
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |