Back to home page

OSCL-LXR

 
 

    


0001 /*
0002  * P1020 RDB-PD Device Tree Source (32-bit address map)
0003  *
0004  * Copyright 2013 Freescale Semiconductor Inc.
0005  *
0006  * Redistribution and use in source and binary forms, with or without
0007  * modification, are permitted provided that the following conditions are met:
0008  *     * Redistributions of source code must retain the above copyright
0009  *       notice, this list of conditions and the following disclaimer.
0010  *     * Redistributions in binary form must reproduce the above copyright
0011  *       notice, this list of conditions and the following disclaimer in the
0012  *       documentation and/or other materials provided with the distribution.
0013  *     * Neither the name of Freescale Semiconductor nor the
0014  *       names of its contributors may be used to endorse or promote products
0015  *       derived from this software without specific prior written permission.
0016  *
0017  *
0018  * ALTERNATIVELY, this software may be distributed under the terms of the
0019  * GNU General Public License ("GPL") as published by the Free Software
0020  * Foundation, either version 2 of that License or (at your option) any
0021  * later version.
0022  *
0023  * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
0024  * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
0025  * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
0026  * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
0027  * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
0028  * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
0029  * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
0030  * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
0031  * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
0032  * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
0033  */
0034 
0035 /include/ "p1020si-pre.dtsi"
0036 / {
0037         model = "fsl,P1020RDB-PD";
0038         compatible = "fsl,P1020RDB-PD";
0039 
0040         memory {
0041                 device_type = "memory";
0042         };
0043 
0044         lbc: localbus@ffe05000 {
0045                 reg = <0x0 0xffe05000 0x0 0x1000>;
0046 
0047                 /* NOR, NAND flash, L2 switch and CPLD */
0048                 ranges = <0x0 0x0 0x0 0xec000000 0x04000000
0049                           0x1 0x0 0x0 0xff800000 0x00040000
0050                           0x2 0x0 0x0 0xffa00000 0x00020000
0051                           0x3 0x0 0x0 0xffb00000 0x00020000>;
0052 
0053                 nor@0,0 {
0054                         #address-cells = <1>;
0055                         #size-cells = <1>;
0056                         compatible = "cfi-flash";
0057                         reg = <0x0 0x0 0x4000000>;
0058                         bank-width = <2>;
0059                         device-width = <1>;
0060 
0061                         partition@0 {
0062                                 /* 128KB for DTB Image */
0063                                 reg = <0x0 0x00020000>;
0064                                 label = "NOR DTB Image";
0065                         };
0066 
0067                         partition@20000 {
0068                                 /* 3.875 MB for Linux Kernel Image */
0069                                 reg = <0x00020000 0x003e0000>;
0070                                 label = "NOR Linux Kernel Image";
0071                         };
0072 
0073                         partition@400000 {
0074                                 /* 58MB for Root file System */
0075                                 reg = <0x00400000 0x03a00000>;
0076                                 label = "NOR Root File System";
0077                         };
0078 
0079                         partition@3e00000 {
0080                                 /* This location must not be altered  */
0081                                 /* 1M for Vitesse 7385 Switch firmware */
0082                                 reg = <0x3e00000 0x00100000>;
0083                                 label = "NOR Vitesse-7385 Firmware";
0084                                 read-only;
0085                         };
0086 
0087                         partition@3f00000 {
0088                                 /* This location must not be altered  */
0089                                 /* 512KB for u-boot Bootloader Image */
0090                                 /* 512KB for u-boot Environment Variables */
0091                                 reg = <0x03f00000 0x00100000>;
0092                                 label = "NOR U-Boot Image";
0093                                 read-only;
0094                         };
0095                 };
0096 
0097                 nand@1,0 {
0098                         #address-cells = <1>;
0099                         #size-cells = <1>;
0100                         compatible = "fsl,p1020-fcm-nand",
0101                                      "fsl,elbc-fcm-nand";
0102                         reg = <0x1 0x0 0x40000>;
0103 
0104                         partition@0 {
0105                                 /* This location must not be altered  */
0106                                 /* 1MB for u-boot Bootloader Image */
0107                                 reg = <0x0 0x00100000>;
0108                                 label = "NAND U-Boot Image";
0109                                 read-only;
0110                         };
0111 
0112                         partition@100000 {
0113                                 /* 1MB for DTB Image */
0114                                 reg = <0x00100000 0x00100000>;
0115                                 label = "NAND DTB Image";
0116                         };
0117 
0118                         partition@200000 {
0119                                 /* 4MB for Linux Kernel Image */
0120                                 reg = <0x00200000 0x00400000>;
0121                                 label = "NAND Linux Kernel Image";
0122                         };
0123 
0124                         partition@600000 {
0125                                 /* 122MB for File System Image */
0126                                 reg = <0x00600000 0x07a00000>;
0127                                 label = "NAND File System Image";
0128                         };
0129                 };
0130 
0131                 cpld@2,0 {
0132                         compatible = "fsl,p1020rdb-pd-cpld";
0133                         reg = <0x2 0x0 0x20000>;
0134                 };
0135 
0136                 L2switch@3,0 {
0137                         #address-cells = <1>;
0138                         #size-cells = <1>;
0139                         compatible = "vitesse-7385";
0140                         reg = <0x3 0x0 0x20000>;
0141                 };
0142         };
0143 
0144         soc: soc@ffe00000 {
0145                 ranges = <0x0 0x0 0xffe00000 0x100000>;
0146 
0147                 i2c@3000 {
0148                         rtc@68 {
0149                                 compatible = "dallas,ds1339";
0150                                 reg = <0x68>;
0151                         };
0152                 };
0153 
0154                 spi@7000 {
0155                         flash@0 {
0156                                 #address-cells = <1>;
0157                                 #size-cells = <1>;
0158                                 compatible = "spansion,s25sl12801", "jedec,spi-nor";
0159                                 reg = <0>;
0160                                 /* input clock */
0161                                 spi-max-frequency = <40000000>;
0162 
0163                                 partition@0 {
0164                                         /* 512KB for u-boot Bootloader Image */
0165                                         reg = <0x0 0x00080000>;
0166                                         label = "SPI U-Boot Image";
0167                                         read-only;
0168                                 };
0169 
0170                                 partition@80000 {
0171                                         /* 512KB for DTB Image*/
0172                                         reg = <0x00080000 0x00080000>;
0173                                         label = "SPI DTB Image";
0174                                 };
0175 
0176                                 partition@100000 {
0177                                         /* 4MB for Linux Kernel Image */
0178                                         reg = <0x00100000 0x00400000>;
0179                                         label = "SPI Linux Kernel Image";
0180                                 };
0181 
0182                                 partition@500000 {
0183                                         /* 11MB for FS System Image */
0184                                         reg = <0x00500000 0x00b00000>;
0185                                         label = "SPI File System Image";
0186                                 };
0187                         };
0188 
0189                         slic@0 {
0190                                 compatible = "zarlink,le88266";
0191                                 reg = <1>;
0192                                 spi-max-frequency = <8000000>;
0193                         };
0194 
0195                         slic@1 {
0196                                 compatible = "zarlink,le88266";
0197                                 reg = <2>;
0198                                 spi-max-frequency = <8000000>;
0199                         };
0200                 };
0201 
0202                 mdio@24000 {
0203                         phy0: ethernet-phy@0 {
0204                                 interrupts = <3 1 0 0>;
0205                                 reg = <0x0>;
0206                         };
0207 
0208                         phy1: ethernet-phy@1 {
0209                                 interrupts = <2 1 0 0>;
0210                                 reg = <0x1>;
0211                         };
0212                 };
0213 
0214                 mdio@25000 {
0215                         tbi1: tbi-phy@11 {
0216                                 reg = <0x11>;
0217                                 device_type = "tbi-phy";
0218                         };
0219                 };
0220 
0221                 mdio@26000 {
0222                         tbi2: tbi-phy@11 {
0223                                 reg = <0x11>;
0224                                 device_type = "tbi-phy";
0225                         };
0226                 };
0227 
0228                 ptp_clock@b0e00 {
0229                         compatible = "fsl,etsec-ptp";
0230                         reg = <0xb0e00 0xb0>;
0231                         interrupts = <68 2 0 0 69 2 0 0>;
0232                         fsl,tclk-period = <10>;
0233                         fsl,tmr-prsc    = <2>;
0234                         fsl,tmr-add     = <0x80000016>;
0235                         fsl,tmr-fiper1  = <999999990>;
0236                         fsl,tmr-fiper2  = <99990>;
0237                         fsl,max-adj     = <199999999>;
0238                 };
0239 
0240                 enet0: ethernet@b0000 {
0241                         fixed-link = <1 1 1000 0 0>;
0242                         phy-connection-type = "rgmii-id";
0243                 };
0244 
0245                 enet1: ethernet@b1000 {
0246                         phy-handle = <&phy0>;
0247                         tbi-handle = <&tbi1>;
0248                         phy-connection-type = "sgmii";
0249                 };
0250 
0251                 enet2: ethernet@b2000 {
0252                         phy-handle = <&phy1>;
0253                         phy-connection-type = "rgmii-id";
0254                 };
0255 
0256                 usb@22000 {
0257                         phy_type = "ulpi";
0258                 };
0259         };
0260 
0261         pci0: pcie@ffe09000 {
0262                 reg = <0x0 0xffe09000 0x0 0x1000>;
0263                 ranges = <0x2000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x20000000
0264                           0x1000000 0x0 0x00000000 0x0 0xffc10000 0x0 0x10000>;
0265                 pcie@0 {
0266                         ranges = <0x2000000 0x0 0xa0000000
0267                                   0x2000000 0x0 0xa0000000
0268                                   0x0 0x20000000
0269 
0270                                   0x1000000 0x0 0x0
0271                                   0x1000000 0x0 0x0
0272                                   0x0 0x100000>;
0273                 };
0274         };
0275 
0276         pci1: pcie@ffe0a000 {
0277                 reg = <0x0 0xffe0a000 0x0 0x1000>;
0278                 ranges = <0x2000000 0x0 0x80000000 0x0 0x80000000 0x0 0x20000000
0279                           0x1000000 0x0 0x00000000 0x0 0xffc00000 0x0 0x10000>;
0280                 pcie@0 {
0281                         ranges = <0x2000000 0x0 0x80000000
0282                                   0x2000000 0x0 0x80000000
0283                                   0x0 0x20000000
0284 
0285                                   0x1000000 0x0 0x0
0286                                   0x1000000 0x0 0x0
0287                                   0x0 0x100000>;
0288                 };
0289         };
0290 };
0291 
0292 /include/ "p1020si-post.dtsi"