Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * MPC8572 DS Device Tree Source
0004  *
0005  * Copyright 2007-2009 Freescale Semiconductor Inc.
0006  */
0007 
0008 /include/ "mpc8572si-pre.dtsi"
0009 
0010 / {
0011         model = "fsl,MPC8572DS";
0012         compatible = "fsl,MPC8572DS";
0013 
0014         memory {
0015                 device_type = "memory";
0016         };
0017 
0018         board_lbc: lbc: localbus@ffe05000 {
0019                 reg = <0 0xffe05000 0 0x1000>;
0020 
0021                 ranges = <0x0 0x0 0x0 0xe8000000 0x08000000
0022                           0x1 0x0 0x0 0xe0000000 0x08000000
0023                           0x2 0x0 0x0 0xffa00000 0x00040000
0024                           0x3 0x0 0x0 0xffdf0000 0x00008000
0025                           0x4 0x0 0x0 0xffa40000 0x00040000
0026                           0x5 0x0 0x0 0xffa80000 0x00040000
0027                           0x6 0x0 0x0 0xffac0000 0x00040000>;
0028         };
0029 
0030         board_soc: soc: soc8572@ffe00000 {
0031                 ranges = <0x0 0 0xffe00000 0x100000>;
0032         };
0033 
0034         board_pci0: pci0: pcie@ffe08000 {
0035                 reg = <0 0xffe08000 0 0x1000>;
0036                 ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
0037                           0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x00010000>;
0038                 pcie@0 {
0039                         ranges = <0x2000000 0x0 0x80000000
0040                                   0x2000000 0x0 0x80000000
0041                                   0x0 0x20000000
0042 
0043                                   0x1000000 0x0 0x0
0044                                   0x1000000 0x0 0x0
0045                                   0x0 0x10000>;
0046                 };
0047         };
0048 
0049         pci1: pcie@ffe09000 {
0050                 reg = <0 0xffe09000 0 0x1000>;
0051                 ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
0052                           0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x00010000>;
0053                 pcie@0 {
0054                         ranges = <0x2000000 0x0 0xa0000000
0055                                   0x2000000 0x0 0xa0000000
0056                                   0x0 0x20000000
0057 
0058                                   0x1000000 0x0 0x0
0059                                   0x1000000 0x0 0x0
0060                                   0x0 0x10000>;
0061                 };
0062         };
0063 
0064         pci2: pcie@ffe0a000 {
0065                 reg = <0 0xffe0a000 0 0x1000>;
0066                 ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
0067                           0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x00010000>;
0068                 pcie@0 {
0069                         ranges = <0x2000000 0x0 0xc0000000
0070                                   0x2000000 0x0 0xc0000000
0071                                   0x0 0x20000000
0072 
0073                                   0x1000000 0x0 0x0
0074                                   0x1000000 0x0 0x0
0075                                   0x0 0x10000>;
0076                 };
0077         };
0078 };
0079 
0080 /*
0081  * mpc8572ds.dtsi must be last to ensure board_pci0 overrides pci0 settings
0082  * for interrupt-map & interrupt-map-mask
0083  */
0084 
0085 /include/ "mpc8572si-post.dtsi"
0086 /include/ "mpc8572ds.dtsi"