Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * MPC8548 CDS Device Tree Source (32-bit address map)
0004  *
0005  * Copyright 2006, 2008, 2011-2012 Freescale Semiconductor Inc.
0006  */
0007 
0008 /include/ "mpc8548si-pre.dtsi"
0009 
0010 / {
0011         model = "MPC8548CDS";
0012         compatible = "MPC8548CDS", "MPC85xxCDS";
0013 
0014         memory {
0015                 device_type = "memory";
0016                 reg = <0 0 0x0 0x8000000>;      // 128M at 0x0
0017         };
0018 
0019         board_lbc: lbc: localbus@e0005000 {
0020                 reg = <0 0xe0005000 0 0x1000>;
0021 
0022                 ranges = <0x0 0x0 0x0 0xff000000 0x01000000
0023                           0x1 0x0 0x0 0xf8004000 0x00001000>;
0024 
0025         };
0026 
0027         board_soc: soc: soc8548@e0000000 {
0028                 ranges = <0 0x0 0xe0000000 0x100000>;
0029         };
0030 
0031         board_pci0: pci0: pci@e0008000 {
0032                 reg = <0 0xe0008000 0 0x1000>;
0033                 ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x10000000
0034                           0x1000000 0x0 0x00000000 0 0xe2000000 0x0 0x800000>;
0035                 clock-frequency = <66666666>;
0036         };
0037 
0038         pci1: pci@e0009000 {
0039                 reg = <0 0xe0009000 0 0x1000>;
0040                 ranges = <0x2000000 0x0 0x90000000 0 0x90000000 0x0 0x10000000
0041                           0x1000000 0x0 0x00000000 0 0xe2800000 0x0 0x800000>;
0042                 clock-frequency = <66666666>;
0043                 interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
0044                 interrupt-map = <
0045 
0046                         /* IDSEL 0x15 */
0047                         0xa800 0x0 0x0 0x1 &mpic 0xb 0x1 0 0
0048                         0xa800 0x0 0x0 0x2 &mpic 0x1 0x1 0 0
0049                         0xa800 0x0 0x0 0x3 &mpic 0x2 0x1 0 0
0050                         0xa800 0x0 0x0 0x4 &mpic 0x3 0x1 0 0>;
0051         };
0052 
0053         pci2: pcie@e000a000 {
0054                 reg = <0 0xe000a000 0 0x1000>;
0055                 ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
0056                           0x1000000 0x0 0x00000000 0 0xe3000000 0x0 0x100000>;
0057                 pcie@0 {
0058                         ranges = <0x2000000 0x0 0xa0000000
0059                                   0x2000000 0x0 0xa0000000
0060                                   0x0 0x20000000
0061 
0062                                   0x1000000 0x0 0x0
0063                                   0x1000000 0x0 0x0
0064                                   0x0 0x100000>;
0065                 };
0066         };
0067 
0068         rio: rapidio@e00c0000 {
0069                 reg = <0x0 0xe00c0000 0x0 0x20000>;
0070                 port1 {
0071                         ranges = <0x0 0x0 0x0 0xc0000000 0x0 0x20000000>;
0072                 };
0073         };
0074 };
0075 
0076 /*
0077  * mpc8548cds.dtsi must be last to ensure board_pci0 overrides pci0 settings
0078  * for interrupt-map & interrupt-map-mask.
0079  */
0080 
0081 /include/ "mpc8548si-post.dtsi"
0082 /include/ "mpc8548cds.dtsi"