Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * MPC8544 DS Device Tree Source
0004  *
0005  * Copyright 2007, 2008 Freescale Semiconductor Inc.
0006  */
0007 
0008 /include/ "mpc8544si-pre.dtsi"
0009 
0010 / {
0011         model = "MPC8544DS";
0012         compatible = "MPC8544DS", "MPC85xxDS";
0013 
0014         memory {
0015                 device_type = "memory";
0016                 reg = <0 0 0 0>;        // Filled by U-Boot
0017         };
0018 
0019         board_lbc: lbc: localbus@e0005000 {
0020                 reg = <0 0xe0005000 0 0x1000>;
0021 
0022                 ranges = <0x0 0x0 0x0 0xff800000 0x800000>;
0023         };
0024 
0025         board_soc: soc: soc8544@e0000000 {
0026                 ranges = <0x0 0x0 0xe0000000 0x100000>;
0027         };
0028 
0029         pci0: pci@e0008000 {
0030                 reg = <0 0xe0008000 0 0x1000>;
0031                 ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
0032                           0x1000000 0x0 0x00000000 0 0xe1000000 0x0 0x10000>;
0033                 clock-frequency = <66666666>;
0034                 interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
0035                 interrupt-map = <
0036 
0037                         /* IDSEL 0x11 J17 Slot 1 */
0038                         0x8800 0x0 0x0 0x1 &mpic 0x2 0x1 0 0
0039                         0x8800 0x0 0x0 0x2 &mpic 0x3 0x1 0 0
0040                         0x8800 0x0 0x0 0x3 &mpic 0x4 0x1 0 0
0041                         0x8800 0x0 0x0 0x4 &mpic 0x1 0x1 0 0
0042 
0043                         /* IDSEL 0x12 J16 Slot 2 */
0044 
0045                         0x9000 0x0 0x0 0x1 &mpic 0x3 0x1 0 0
0046                         0x9000 0x0 0x0 0x2 &mpic 0x4 0x1 0 0
0047                         0x9000 0x0 0x0 0x3 &mpic 0x2 0x1 0 0
0048                         0x9000 0x0 0x0 0x4 &mpic 0x1 0x1 0 0>;
0049         };
0050 
0051         pci1: pcie@e0009000 {
0052                 reg = <0x0 0xe0009000 0x0 0x1000>;
0053                 ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
0054                           0x1000000 0x0 0x00000000 0 0xe1010000 0x0 0x10000>;
0055                 pcie@0 {
0056                         ranges = <0x2000000 0x0 0x80000000
0057                                   0x2000000 0x0 0x80000000
0058                                   0x0 0x20000000
0059 
0060                                   0x1000000 0x0 0x0
0061                                   0x1000000 0x0 0x0
0062                                   0x0 0x10000>;
0063                 };
0064         };
0065 
0066         pci2: pcie@e000a000 {
0067                 reg = <0x0 0xe000a000 0x0 0x1000>;
0068                 ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x10000000
0069                           0x1000000 0x0 0x00000000 0 0xe1020000 0x0 0x10000>;
0070                 pcie@0 {
0071                         ranges = <0x2000000 0x0 0xa0000000
0072                                   0x2000000 0x0 0xa0000000
0073                                   0x0 0x10000000
0074 
0075                                   0x1000000 0x0 0x0
0076                                   0x1000000 0x0 0x0
0077                                   0x0 0x10000>;
0078                 };
0079         };
0080 
0081         board_pci3: pci3: pcie@e000b000 {
0082                 reg = <0x0 0xe000b000 0x0 0x1000>;
0083                 ranges = <0x2000000 0x0 0xb0000000 0 0xb0000000 0x0 0x100000
0084                           0x1000000 0x0 0x00000000 0 0xb0100000 0x0 0x100000>;
0085                 pcie@0 {
0086                         ranges = <0x2000000 0x0 0xb0000000
0087                                   0x2000000 0x0 0xb0000000
0088                                   0x0 0x100000
0089 
0090                                   0x1000000 0x0 0x0
0091                                   0x1000000 0x0 0x0
0092                                   0x0 0x100000>;
0093                 };
0094         };
0095 };
0096 
0097 /*
0098  * mpc8544ds.dtsi must be last to ensure board_pci3 overrides pci3 settings
0099  * for interrupt-map & interrupt-map-mask
0100  */
0101 
0102 /include/ "mpc8544si-post.dtsi"
0103 /include/ "mpc8544ds.dtsi"