Back to home page

OSCL-LXR

 
 

    


0001 // SPDX-License-Identifier: GPL-2.0-or-later
0002 /*
0003  * Digsy MTC board Device Tree Source
0004  *
0005  * Copyright (C) 2009 Semihalf
0006  *
0007  * Based on the CM5200 by M. Balakowicz
0008  */
0009 
0010 /include/ "mpc5200b.dtsi"
0011 
0012 &gpt0 { gpio-controller; fsl,has-wdt; };
0013 &gpt1 { gpio-controller; };
0014 
0015 / {
0016         model = "intercontrol,digsy-mtc";
0017         compatible = "intercontrol,digsy-mtc";
0018 
0019         memory@0 {
0020                 reg = <0x00000000 0x02000000>;  // 32MB
0021         };
0022 
0023         soc5200@f0000000 {
0024                 rtc@800 {
0025                         status = "disabled";
0026                 };
0027 
0028                 psc@2000 {              // PSC1
0029                         status = "disabled";
0030                 };
0031 
0032                 psc@2200 {              // PSC2
0033                         status = "disabled";
0034                 };
0035 
0036                 psc@2400 {              // PSC3
0037                         status = "disabled";
0038                 };
0039 
0040                 psc@2600 {              // PSC4
0041                         compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
0042                 };
0043 
0044                 psc@2800 {              // PSC5
0045                         compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
0046                 };
0047 
0048                 psc@2c00 {              // PSC6
0049                         status = "disabled";
0050                 };
0051 
0052                 ethernet@3000 {
0053                         phy-handle = <&phy0>;
0054                 };
0055 
0056                 mdio@3000 {
0057                         phy0: ethernet-phy@0 {
0058                                 reg = <0>;
0059                         };
0060                 };
0061 
0062                 i2c@3d00 {
0063                         eeprom@50 {
0064                                 compatible = "atmel,24c08";
0065                                 reg = <0x50>;
0066                         };
0067 
0068                         rtc@56 {
0069                                 compatible = "microcrystal,rv3029";
0070                                 reg = <0x56>;
0071                         };
0072 
0073                         rtc@68 {
0074                                 compatible = "dallas,ds1339";
0075                                 reg = <0x68>;
0076                         };
0077                 };
0078 
0079                 i2c@3d40 {
0080                         status = "disabled";
0081                 };
0082         };
0083 
0084         pci@f0000d00 {
0085                 interrupt-map-mask = <0xf800 0 0 7>;
0086                 interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3
0087                                  0xc000 0 0 2 &mpc5200_pic 0 0 3
0088                                  0xc000 0 0 3 &mpc5200_pic 0 0 3
0089                                  0xc000 0 0 4 &mpc5200_pic 0 0 3>;
0090                 clock-frequency = <0>; // From boot loader
0091                 interrupts = <2 8 0 2 9 0 2 10 0>;
0092                 bus-range = <0 0>;
0093                 ranges = <0x42000000 0 0x80000000 0x80000000 0 0x10000000>,
0094                          <0x02000000 0 0x90000000 0x90000000 0 0x10000000>,
0095                          <0x01000000 0 0x00000000 0xa0000000 0 0x01000000>;
0096         };
0097 
0098         localbus {
0099                 ranges = <0 0 0xff000000 0x1000000
0100                           4 0 0x60000000 0x0001000>;
0101 
0102                 // 16-bit flash device at LocalPlus Bus CS0
0103                 flash@0,0 {
0104                         compatible = "cfi-flash";
0105                         reg = <0 0 0x1000000>;
0106                         bank-width = <2>;
0107                         device-width = <2>;
0108                         #size-cells = <1>;
0109                         #address-cells = <1>;
0110 
0111                         partition@0 {
0112                                 label = "kernel";
0113                                 reg = <0x0 0x00200000>;
0114                         };
0115                         partition@200000 {
0116                                 label = "root";
0117                                 reg = <0x00200000 0x00300000>;
0118                         };
0119                         partition@500000 {
0120                                 label = "user";
0121                                 reg = <0x00500000 0x00a00000>;
0122                         };
0123                         partition@f00000 {
0124                                 label = "u-boot";
0125                                 reg = <0x00f00000 0x100000>;
0126                         };
0127                 };
0128 
0129                 can@4,0 {
0130                         compatible = "nxp,sja1000";
0131                         reg = <4 0x000 0x80>;
0132                         nxp,external-clock-frequency = <24000000>;
0133                         interrupts = <1 2 3>; // Level-low
0134                 };
0135 
0136                 can@4,100 {
0137                         compatible = "nxp,sja1000";
0138                         reg = <4 0x100 0x80>;
0139                         nxp,external-clock-frequency = <24000000>;
0140                         interrupts = <1 2 3>;  // Level-low
0141                 };
0142 
0143                 serial@4,200 {
0144                         compatible = "nxp,sc28l92";
0145                         reg = <4 0x200 0x10>;
0146                         interrupts = <1 3 3>;
0147                 };
0148         };
0149 };