![]() |
|
|||
0001 /* 0002 * Toshiba RBTX4927 specific interrupt handlers 0003 * 0004 * Author: MontaVista Software, Inc. 0005 * source@mvista.com 0006 * 0007 * Copyright 2001-2002 MontaVista Software Inc. 0008 * 0009 * This program is free software; you can redistribute it and/or modify it 0010 * under the terms of the GNU General Public License as published by the 0011 * Free Software Foundation; either version 2 of the License, or (at your 0012 * option) any later version. 0013 * 0014 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED 0015 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF 0016 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 0017 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 0018 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, 0019 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS 0020 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND 0021 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR 0022 * TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE 0023 * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 0024 * 0025 * You should have received a copy of the GNU General Public License along 0026 * with this program; if not, write to the Free Software Foundation, Inc., 0027 * 675 Mass Ave, Cambridge, MA 02139, USA. 0028 */ 0029 /* 0030 * I8259A_IRQ_BASE+00 0031 * I8259A_IRQ_BASE+01 PS2/Keyboard 0032 * I8259A_IRQ_BASE+02 Cascade RBTX4927-ISA (irqs 8-15) 0033 * I8259A_IRQ_BASE+03 0034 * I8259A_IRQ_BASE+04 0035 * I8259A_IRQ_BASE+05 0036 * I8259A_IRQ_BASE+06 0037 * I8259A_IRQ_BASE+07 0038 * I8259A_IRQ_BASE+08 0039 * I8259A_IRQ_BASE+09 0040 * I8259A_IRQ_BASE+10 0041 * I8259A_IRQ_BASE+11 0042 * I8259A_IRQ_BASE+12 PS2/Mouse (not supported at this time) 0043 * I8259A_IRQ_BASE+13 0044 * I8259A_IRQ_BASE+14 IDE 0045 * I8259A_IRQ_BASE+15 0046 * 0047 * MIPS_CPU_IRQ_BASE+00 Software 0 0048 * MIPS_CPU_IRQ_BASE+01 Software 1 0049 * MIPS_CPU_IRQ_BASE+02 Cascade TX4927-CP0 0050 * MIPS_CPU_IRQ_BASE+03 Multiplexed -- do not use 0051 * MIPS_CPU_IRQ_BASE+04 Multiplexed -- do not use 0052 * MIPS_CPU_IRQ_BASE+05 Multiplexed -- do not use 0053 * MIPS_CPU_IRQ_BASE+06 Multiplexed -- do not use 0054 * MIPS_CPU_IRQ_BASE+07 CPU TIMER 0055 * 0056 * TXX9_IRQ_BASE+00 0057 * TXX9_IRQ_BASE+01 0058 * TXX9_IRQ_BASE+02 0059 * TXX9_IRQ_BASE+03 Cascade RBTX4927-IOC 0060 * TXX9_IRQ_BASE+04 0061 * TXX9_IRQ_BASE+05 RBTX4927 RTL-8019AS ethernet 0062 * TXX9_IRQ_BASE+06 0063 * TXX9_IRQ_BASE+07 0064 * TXX9_IRQ_BASE+08 TX4927 SerialIO Channel 0 0065 * TXX9_IRQ_BASE+09 TX4927 SerialIO Channel 1 0066 * TXX9_IRQ_BASE+10 0067 * TXX9_IRQ_BASE+11 0068 * TXX9_IRQ_BASE+12 0069 * TXX9_IRQ_BASE+13 0070 * TXX9_IRQ_BASE+14 0071 * TXX9_IRQ_BASE+15 0072 * TXX9_IRQ_BASE+16 TX4927 PCI PCI-C 0073 * TXX9_IRQ_BASE+17 0074 * TXX9_IRQ_BASE+18 0075 * TXX9_IRQ_BASE+19 0076 * TXX9_IRQ_BASE+20 0077 * TXX9_IRQ_BASE+21 0078 * TXX9_IRQ_BASE+22 TX4927 PCI PCI-ERR 0079 * TXX9_IRQ_BASE+23 TX4927 PCI PCI-PMA (not used) 0080 * TXX9_IRQ_BASE+24 0081 * TXX9_IRQ_BASE+25 0082 * TXX9_IRQ_BASE+26 0083 * TXX9_IRQ_BASE+27 0084 * TXX9_IRQ_BASE+28 0085 * TXX9_IRQ_BASE+29 0086 * TXX9_IRQ_BASE+30 0087 * TXX9_IRQ_BASE+31 0088 * 0089 * RBTX4927_IRQ_IOC+00 FPCIB0 PCI-D (SouthBridge) 0090 * RBTX4927_IRQ_IOC+01 FPCIB0 PCI-C (SouthBridge) 0091 * RBTX4927_IRQ_IOC+02 FPCIB0 PCI-B (SouthBridge/IDE/pin=1,INTR) 0092 * RBTX4927_IRQ_IOC+03 FPCIB0 PCI-A (SouthBridge/USB/pin=4) 0093 * RBTX4927_IRQ_IOC+04 0094 * RBTX4927_IRQ_IOC+05 0095 * RBTX4927_IRQ_IOC+06 0096 * RBTX4927_IRQ_IOC+07 0097 * 0098 * NOTES: 0099 * SouthBridge/INTR is mapped to SouthBridge/A=PCI-B/#58 0100 * SouthBridge/ISA/pin=0 no pci irq used by this device 0101 * SouthBridge/IDE/pin=1 no pci irq used by this device, using INTR 0102 * via ISA IRQ14 0103 * SouthBridge/USB/pin=4 using pci irq SouthBridge/D=PCI-A=#59 0104 * SouthBridge/PMC/pin=0 no pci irq used by this device 0105 * SuperIO/PS2/Keyboard, using INTR via ISA IRQ1 0106 * SuperIO/PS2/Mouse, using INTR via ISA IRQ12 (mouse not currently supported) 0107 * JP7 is not bus master -- do NOT use -- only 4 pci bus master's 0108 * allowed -- SouthBridge, JP4, JP5, JP6 0109 */ 0110 0111 #include <linux/init.h> 0112 #include <linux/types.h> 0113 #include <linux/interrupt.h> 0114 #include <linux/irq.h> 0115 #include <asm/io.h> 0116 #include <asm/mipsregs.h> 0117 #include <asm/txx9/generic.h> 0118 #include <asm/txx9/rbtx4927.h> 0119 0120 static int toshiba_rbtx4927_irq_nested(int sw_irq) 0121 { 0122 u8 level3; 0123 0124 level3 = readb(rbtx4927_imstat_addr) & 0x1f; 0125 if (unlikely(!level3)) 0126 return -1; 0127 return RBTX4927_IRQ_IOC + __fls8(level3); 0128 } 0129 0130 static void toshiba_rbtx4927_irq_ioc_enable(struct irq_data *d) 0131 { 0132 unsigned char v; 0133 0134 v = readb(rbtx4927_imask_addr); 0135 v |= (1 << (d->irq - RBTX4927_IRQ_IOC)); 0136 writeb(v, rbtx4927_imask_addr); 0137 } 0138 0139 static void toshiba_rbtx4927_irq_ioc_disable(struct irq_data *d) 0140 { 0141 unsigned char v; 0142 0143 v = readb(rbtx4927_imask_addr); 0144 v &= ~(1 << (d->irq - RBTX4927_IRQ_IOC)); 0145 writeb(v, rbtx4927_imask_addr); 0146 mmiowb(); 0147 } 0148 0149 #define TOSHIBA_RBTX4927_IOC_NAME "RBTX4927-IOC" 0150 static struct irq_chip toshiba_rbtx4927_irq_ioc_type = { 0151 .name = TOSHIBA_RBTX4927_IOC_NAME, 0152 .irq_mask = toshiba_rbtx4927_irq_ioc_disable, 0153 .irq_unmask = toshiba_rbtx4927_irq_ioc_enable, 0154 }; 0155 0156 static void __init toshiba_rbtx4927_irq_ioc_init(void) 0157 { 0158 int i; 0159 0160 /* mask all IOC interrupts */ 0161 writeb(0, rbtx4927_imask_addr); 0162 /* clear SoftInt interrupts */ 0163 writeb(0, rbtx4927_softint_addr); 0164 0165 for (i = RBTX4927_IRQ_IOC; 0166 i < RBTX4927_IRQ_IOC + RBTX4927_NR_IRQ_IOC; i++) 0167 irq_set_chip_and_handler(i, &toshiba_rbtx4927_irq_ioc_type, 0168 handle_level_irq); 0169 irq_set_chained_handler(RBTX4927_IRQ_IOCINT, handle_simple_irq); 0170 } 0171 0172 static int rbtx4927_irq_dispatch(int pending) 0173 { 0174 int irq; 0175 0176 if (pending & STATUSF_IP7) /* cpu timer */ 0177 irq = MIPS_CPU_IRQ_BASE + 7; 0178 else if (pending & STATUSF_IP2) { /* tx4927 pic */ 0179 irq = txx9_irq(); 0180 if (irq == RBTX4927_IRQ_IOCINT) 0181 irq = toshiba_rbtx4927_irq_nested(irq); 0182 } else if (pending & STATUSF_IP0) /* user line 0 */ 0183 irq = MIPS_CPU_IRQ_BASE + 0; 0184 else if (pending & STATUSF_IP1) /* user line 1 */ 0185 irq = MIPS_CPU_IRQ_BASE + 1; 0186 else 0187 irq = -1; 0188 return irq; 0189 } 0190 0191 void __init rbtx4927_irq_setup(void) 0192 { 0193 txx9_irq_dispatch = rbtx4927_irq_dispatch; 0194 tx4927_irq_init(); 0195 toshiba_rbtx4927_irq_ioc_init(); 0196 /* Onboard 10M Ether: High Active */ 0197 irq_set_irq_type(RBTX4927_RTL_8019_IRQ, IRQF_TRIGGER_HIGH); 0198 }
[ Source navigation ] | [ Diff markup ] | [ Identifier search ] | [ general search ] |
This page was automatically generated by the 2.1.0 LXR engine. The LXR team |
![]() ![]() |